A model-based extensible framework for efficient application design using FPGA

ACM Transactions on Design Automation of Electronic Systems

Volumn 12, Issue 2, 2007, Pages

  Mohanty, Sumit ^a,b   Prasanna, Viktor K ^a  

^a UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

^b MICROSOFT   (United States)

Author keywords

Design tool; Extensible; Modeling; Reuse

Indexed keywords

DESIGN TOOLS; END-TO-END APPLICATIONS; SIGNAL PROCESSING KERNELS;

COMPUTER AIDED SOFTWARE ENGINEERING; COMPUTER SIMULATION; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); INTELLECTUAL PROPERTY; MATHEMATICAL MODELS; SIGNAL PROCESSING;

COMPUTER AIDED DESIGN;

EID: 34248325666     PISSN: 10844309     EISSN: 15577309     Source Type: Journal    
DOI: 10.1145/1230800.1230805     Document Type: Article

References (48)

1. PLUS - The nonvolatile reprogrammable gate array. http://www.actel.com/products/ proasicplus/default.aspx.
2. ALMAGOR, L., COOPER, K., GROSUL, A., HARVEY, T., REEVES, S., SUBRAMANIAN, D., TORCZON, L., AND WATERMAN, T. 2004. Finding effective compilation sequences. In Proceedings of the Conference on Language Compilers and Tools for Embedded Systems.
3. ALTERA. 2007. Altera Stratix, Stratix-II, hardcopy. http://www.altera.com/products/devices/.
4. BAZARGAN, K., KASTNER, R., OGRENCI, S., AND SARRAFZADEH, M. 2000. A C to hardware/software compiler. In Proceedings of the Conference on Field-Programmable Custom Computing Machines.
5. BENINI, L., BOGLIOLO, A., AND MICHELI, G. 2000. A survey of design techniques for system-level dynamic power management. In IEEE Trans. Very Large Scale Integration Syst. 8, 3.
6. BHATTACHARYYA, S., MURTHY, P., AND LEE, E. A. 1999. Synthesis of embedded software from synchronous dataflow specifications. J. Very Large Scale Integration Signal Proc. Syst. 21, 2.
7. BONDALAPATI, K. AND PRASANNA, V. K. 2000. Loop pipelining and optimization for reconfigurable architectures. In Proceedings of the Reconfigurable Architectures Workshop.
8. CELOXICA LIMITED. 2005. The Handel-C language, http://www.celoxica.com/.
9. CHOI, S., GOVINDU, G., JANG, J., AND PRASANNA, V. K. 2008. Energy-Efficient and parameterized designs for fast Fourier transform on FPGAs. In Proceedings of the International Conference on Acoustics, Speech, and Signal Processing.
10. CHOI, S., JANG, J., MOHANTY, S., AND PRASANNA, V. K. 2002. Domain-Specific modeling for rapid system-wide energy estimation of reconfigurable architectures. J. Supercomput. 26, 3 (Nov.), 259-261.
11. DEVLIN, M. 2003. Product focus DSP: How to make smart antenna arrays. Xcell J. Q1.
12. DICK, C. 2003. FPGA: Enabling the software/reconfigurable radio. In Proceedings of the 14th International Conference on Field-Programmable Logic and Applications (Antwerp, Belgium, Aug.-Sept.). Lecture Notes in Computer Science, vol. 3203. Springer Verlag.
13. DOUCET, F., OTSUKA, M., SHUKLA, S., AND GUPTA, R. 2002. An environment for dynamic component composition for efficient co-design. In Proceedings of the Conference on Design Automation and Test in Europe.
14. GHIASI, S., NAHAPETIAN, A., AND SARRAFZADEH, M. 2004. An optimal algorithm for minimizing run-time reconfiguration delay. ACM Trans. Embedded Comput. Syst. 3, 2 (May), 237-256.
15. GUO, Z., NAJJAR, W., VAHID, F., AND VISSERS, K. 2004. A quantitative analysis of the speedup factors of FPGAs over processors. In Proceedings of the Symposium, on Field-Programmable Gate Arrays.
16. IBM. 2007. PowerPC 405 embedded cores. http://www-3.ibm/com/chips/ techlib/techlib.nsf/products/PowerPC_405_Emb%edded_Cores.
17. INTEL. 2007. PXA 255 processor. http://www.intel.com/design/ intelxscale/.
18. JANG, J., CHOI, S., AND PRASANNA, V. K. 2002. Energy-Efficient matrix multiplication on FPGAs. In Proceedings of the Field Programmable Logic and Applications.
19. JOHNSTON, W., HANNA, J., AND MILLAR, R. J. 2004. Advances in dataflow programming languages. ACM Comput. Surv. 36, 1.
20. JONES, A., BAGCHI, D., PAL, S., TANG, X., CHOUDHARY, A., AND BANERJEE, P. 2002. PACT HDL: A C compiler with power and performance optimizations. In Proceedings of the Conference on Compilers, Architectures and Synthesis for Embedded Systems.
21. KIRK, D., ROPER, M., AND WOOD, M. 2002. Defining the problems of framework reuse. In Proceedings of the Computer Software and Applications Conference.
22. LEDECZI, A., DAVIS, J., NEEMA, S., AND AGRAWAL, A. 2003. Modeling methodology for integrated simulation of embedded systems. ACM Trans. Model. Comput. Simul. 13, 1 (Jan.), 82-103.
23. LEE, E. A. AND MESSERSCHMITT, D. G. 1987. Synchronous data flow. Proc. IEEE 75.
24. MAESTRE, R., KURDAHI, F., FERNANDEZ, M., HERMIDA, R., BAGHERZADEH, N., AND SINGH, H. 2001. A framework for reconfigurable computing: Task scheduling and context management. IEEE Trans. Very Large Scale Integration Des. 9, 6, 858-873.
25. MAMIDIPAKA, M., KHOURI, M., DUTT, N., AND ABADIR, M. 2003. IDAP: A tool for high level power estimation of custom array structures. In Proceedings of the Conference on Computer Aided Design.
26. MCGREGOR, G., ROBINSON, D., AND LYSAGHT, P. 1998. Hardware/Software co-design environment for reconfigurable logic systems. In Proceedings of the Conference on Field-Programmable Logic and Applications.
27. MENTOR GRAPHICS. 2007a. Seamless hardware/software co-verification and FPGA advantage, http://www.mentor.com/fpga-advantage/.
28. MENTOR GRAPHICS. 2007b. ModelSim. http://www.model.com/ .
29. MILAN. 2007. Model-Based integrated simulation, http://milan.usc.edu/.
30. MOHANTY, S. AND PRASANNA, V. 2003. A hierarchical approach for energy efficient application design using heterogeneous embedded systems. In Proceedings of the Conference on Compilers, Architectures and Synthesis for Embedded Systems. 243-254.
31. MOHANTY, S. AND PRASANNA, V. 2004. An algorithm designer's workbench for platform FPGAs. In Proceedings of the Conference on Field Programmable Logic and its Application.
32. MOHANTY, S., PRASANNA, V. K., NEEMA, S., AND DAVIS, J. 2002. Rapid design space exploration of heterogeneous embedded systems using symbolic search and multi-granular simulation. In Proceedings of the Conference on Language Compilers and Tools for Embedded Systems.
33. MUKHERJEE, R. AND MEMIK, S. 2004. Power-Driven design partitioning. In Proceedings of the Conference on Field Programmable Logic and its Application.
34. OU, J., CHOI, S., AND PRASANNA, V. K. 2003. Performance modeling of reconfigurable SoC architectures and energy-efficient mapping of a class of applications. In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines.
35. PRASANNA, V. K. AND TSAI, Y. 1991. On synthesizing optimal family of linear systolic arrays for matrix multiplication. IEEE Trans. Comput. 40, 6, 770-774.
36. SHANG, L. AND JHA, N. K. 2001. High-Level power modeling of CPLDs and FPGAs. In Proceedings of the International Conference on Computer Design.
37. SHENOY, N., CHOUDHARY, A., AND BANERJEE, P. 2001. An algorithm for synthesis of large time-constrained heterogeneous adaptive systems. ACM Trans. Des. Autom. Electron. Syst. 2, 6, 207-225.
38. SHIRAZI, N., LUK, W., AND CHEUNG, P. 1998. Automating production of run-time reconfigurable designs. In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines.
39. SIMPLESCALAR. 2007. The SimpleScalar tool set. http://www.simplescalar.com/.
40. SINGER, P. 2002. The optimal detector. In SPIE Conference: Signal and Data Processing for Small Targets.
41. SOFTWARE INTEGRATED SYSTEMS. 2006. GME-4. Generic Modeling Environment, http://www.isis.vanderbilt@edu/Projects/gme/.
42. SRIVASTAVA, N., TRAHAN, J., VAIDYANATHAN, R., AND RAI, S. 2003. Adaptive image filtering using run-time reconfiguration. In Proceedings of the Reconfigurable Architectures Workshop.
43. STAMMERMANN, A., KRUSE, L., NEBEL, W., PRATSCH, A., SCHMIDT, E., SCHULTE, M., AND SCHULZ, A. 2001. System level optimization and design space exploration for low power. In Proceedings of the International Symposium on System Synthesis.
44. SYNOPSIS. 2007. Synopsis design compiler FPGA. http://www.synopsys.com/fpga/.
45. SYSTEMC. 2007. SystemC HDL. http://www.systemc.org/.
46. SZTIPANOVITS, J. AND KARSAI, G. 1999. Model-Integrated computing. IEEE Comput. Mag. 30, 4 (Apr.), 110-111.
47. XILINX. 2007a. Xilinx system generator for Simulink (Matlab). http://www.xilinx.com/products/software/sysgan/product_details.htm.
48. XILINX. 2007b. Xilinx Virtex-II and Virtex-II Pro. http://www.xilinx.com/.