Direct mapping of low-latency asynchronous controllers from STGs

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 26, Issue 6, 2007, Pages 993-1009

  Sokolov, Danil ^b   Bystrov, Alexander ^b   Yakovlev, Alex ^a,b  

^a IEEE

^b NEWCASTLE UNIVERSITY   (United Kingdom)

Author keywords

Asynchronous circuits; Control synthesis; Direct mapping; Low latency controllers; Signal transition graphs; VLSI

Indexed keywords

ASYNCHRONOUS MACHINERY; COMPUTER AIDED SOFTWARE ENGINEERING; COMPUTER SIMULATION; CONFORMAL MAPPING; STATE SPACE METHODS; VLSI CIRCUITS;

ASYNCHRONOUS CIRCUITS; CONTROL SYNTHESIS; DIRECT MAPPING; LOW LATENCY CONTROLLERS; SIGNAL TRANSITION GRAPH (STG);

GRAPH THEORY;

EID: 34247602725     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2006.884416     Document Type: Article

References (23)

1. J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, and A. Yakovlev, Logic Synthesis for Asynchronous Controllers and Interfaces. New York: Springer-Verlag, Mar. 2002.
2. L. A. Hollaar, "Direct implementation of asynchronous control units," IEEE Trans. Comput., vol. C-31, no. 12, pp. 1133-1141, Dec. 1982.
3. M. Kishinevsky, A. Kondratyev, A. Taubin, and V. Varshavsky, Concurrent Hardware: The Theory and Practice of Self-Timed Design, ser. Series in Parallel Computing. New York: Wiley-Interscience, 1994.
4. D. Sokolov and A. Yakovlev, "Clock-less circuits and system synthesis," Proc. Inst. Electr. Eng. - Comput. Digital Tech., vol. 152, no. 3, pp. 298-316, May 2005.
5. T.-A. Chu, "Synthesis of self-timed VLSI circuits from graph-theoretic specifications," Ph.D. dissertation, MIT, Cambridge, MA, Jun. 1987.
6. J. Cortadella, M. Kishinevsky, A. Kondratyev, L. Lavagno, and A. Yakovlev, "Petrify: A tool for manipulating concurrent specifications and synthesis of asynchronous controllers," IEICE Trans. Inf. Syst., vol. E80-D, no. 3, pp. 315-325, Mar. 1997.
7. R. Fuhrer, S. Nowick, M. Theobald, N. Jha, B. Lin, and L. Plana, "Minimalist: An environment for the synthesis, verification and testability of burst-mode asynchronous machines," Columbia Univ., New York, Tech. Rep. TR CUCS-020-99, Jul. 1999.
8. W.-C. Chou, P. Beerel, and K. Yun, "Average-case technology mapping of asynchronous burst-mode circuits," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 18, no. 10, pp. 1418-1434, Oct. 1999.
9. D. Huffman, "The synthesis of sequential switching circuits," in Sequential Machines: Selected Papers, E. Moore, Ed. Reading, MA: Addison-Wesley, 1964. reprinted from J. Franklin Institute, vol. 257, no. 3, pp. 161-190, Mar. 1954, and no. 4, pp. 275-303, Apr. 1954.
10. S. Unger, Asynchronous Sequential Switching Circuits. New York: Wiley-Interscience, 1969.
11. H. Jacobson, E. Brunvand, G. Gopalakrishnan, and P. Kudva, "High-level asynchronous system design using the ACK framework," in Proc. Int. Symp. Adv. Res. Asynchronous Circuits and Syst. (ASYNC), Apr. 2000, pp. 93-103.
12. S. Patil and J. Dennis, "The description and realization of digital systems," in Proc. IEEE COMPCON, 1972, pp. 223-226.
13. R. David, "Modular design of asynchronous circuits defined by graphs," IEEE Trans. Comput., vol. C-26, no. 8, pp. 727-737, Aug. 1977.
14. V. Varshavsky and V. Marakhovsky, "Asynchronous control device design by net model behavior simulation," in Application and Theory of Petri Nets, ser. Lecture Notes in Computer Science, vol. 1091, J. Billington and W. Reisig, Eds. New York: Springer-Verlag, Jun. 1996, pp. 497-515.
15. A. Bystrov and A. Yakovlev, "Asynchronous circuit synthesis by direct mapping: Interfacing to environment," in Proc. Int. Symp. Adv. Res. Asynchronous Circuits and Syst. (ASYNC), Apr. 2002, pp. 127-136.
16. S. Nowick, "Automatic synthesis of burst-mode asynchronous controllers," Ph.D. dissertation, Dept. Comput. Sci., Stanford Univ., Stanford, CA, 1993.
17. C. Petri, "Kommunikation mit automaten (communicating with automata)," Ph.D. dissertation, Univ. Bonn, Bonn, Germany, 1962.
18. U. Montanari and F. Rossi, "Contextual nets," Acta Inform., vol. 32, no. 6, pp. 545-596, 1995.
19. R. Milner, Communication and Concurrency. Englewood Cliffs, NJ: Prentice-Hall, 1989.
20. H. Saito, A. Kondratyev, J. Cortadella, L. Lavagno, and A. Yakovlev, "What is the cost of delay insensitivity?" in Proc. ICCAD, Nov. 1999, pp. 316-323.
21. J. Carmona, "Structural methods for the synthesis of well-formed concurrent specifications," Ph.D. dissertation, Software Dept., Universitat Politècnica de Catalunya, Barcelona, Spain, Mar. 2004.
22. I. Sutherland and S. Fairbanks, "GasP: A minimal FIFO control," in Proc. Int. Symp. Adv. Res. Asynchronous Circuits and Syst. (ASYNC), Mar. 2001, pp. 46-53.
23. A. Yakovlev, S. Furber, R. Krenz, and A. Bystrov, "Design and analysis of a self-timed duplex communication system," IEEE Trans. Comput., vol. 53, no. 7, pp. 798-814, Jul. 2004.