MPEG-compliant entropy decoding on FPGA-augmented TriMedia/CPU64

IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings

Volumn 2002-January, Issue , 2002, Pages 261-272

  Sima, Mihai ^a,b   Cotofana, Sorin ^a   Vassiliadis, Stamatis ^a   Van Eijndhoven, Jos T J ^b   Vissers, Kees ^c  

^a DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

^b PHILIPS RESEARCH LABORATORIES   (Netherlands)

^c TriMedia Technologies Inc   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATION THEORY; COMPUTER SOFTWARE; COMPUTERS; DECODING; ENTROPY; LOGIC DEVICES; MOTION PICTURE EXPERTS GROUP STANDARDS; RECONFIGURABLE ARCHITECTURES; RECONFIGURABLE HARDWARE;

COMPUTING RESOURCE; DATA DEPENDENCIES; DESIGN SPACE EXPLORATION; ENTROPY DECODING; FPGA-BASED IMPLEMENTATION; RECONFIGURABLE FUNCTIONAL UNIT; VARIABLE LENGTH DECODER; VARIABLE LENGTH DECODING;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 34247588605     PISSN: 10823409     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPGA.2002.1106680     Document Type: Conference Paper

References (21)

1. R. Razdan and M. D. Smith, "A High Performance Microarchitecture with Hardware-Programmable Functional Units", in 27th Annual International Symposium on Microarchitecture - MICRO-27, San Jose, California, November 1994, pp. 172-180.
2. R. D. Wittig and P. Chow, "OneChip: An FPGA Processor With Reconfigurable Logic", in IEEE Symposium on FPGAs for Custom Computing Machines, Napa Valley, California, April 1996, pp. 126-135.
3. J. R. Hauser and J. Wawrzynek, "Garp: A MIPS Processor with a Reconfigurable Coprocessor", in IEEE Symposium on FPGAs for Custom Computing Machines, Napa Valley, California, April 1997, pp. 12-21.
4. M. Sima, S. D. Cotofana, J. T. J, van Eijndhoven, S. Vassiliadis, and K. A. Vissers, "8 × 8 IDCT Implementation on an FPGA-augmented TriMedia", in IEEE Symposium on FPGAs for Custom Computing Machines, Rohnert Park, California, April 2001.
5. M. Sima, S. D. Cotofana, S. Vassiliadis, J. T. J, van Eijndhoven, and K. A. Vissers, "MPEG Macroblock Parsing and Pel Reconstruction on an FPGA-augmented TriMedia Processor", in IEEE International Conference on Computer Design, Austin, Texas, September 2001, pp. 425-430.
6. M.-T. Sun, VLSI Implementations for Image Communications, vol. 2, chapter Design of High-Throughput Entropy Codec, pp. 345-364, Elsevier Science Publishers B. V., Amsterdam, The Netherlands, 1993.
7. J. L. Mitchell, W. B. Pennebaker, C. E. Fogg, and D. J. LeGall, MPEG Video Compression Standard, Chapman & Hall, New York, New York, 1996.
8. M. Sima, "MPEG-compliant Entropy Decoding on TriMedia/CPU64", Private Communication, December 2001.
9. B. G. Haskell, A. Puri, and A. N. Netravali, Digital Video: An Introduction to MPEG-2, Kluwer Academic Publishers, Norwell, Massachusetts, 1996.
10. S.-M. Lei and M.-T. Sun, "An Entropy Coding System for Digital HDTV Applications", IEEE Transactions on Circuits and Systems for Video Technology, vol. 1, no. 1, pp. 147-155, March 1991.
11. MPEG Software Simulation Group, "MPEG-2 Video Codec", http://www.mpeg.org/MPEG/MSSG
12. E.-J. Pol, "VLD Performance on TriMedia/CPU64", Private Communication, May 2000.
13. S. Brown and J. Rose, "Architecture of FPGAs and CPLDs: A Tutorial", IEEE Transactions on Design and Test of Computers, vol. 13, no. 2, pp. 42-57, 1996.
14. Altera Corporation, "ACEX IK Programmable Logic Family", Datasheet, San Jose, California, April 2000.
15. J. T. J, van Eijndhoven, FW. Sijstermans, K. A. Vissers, E.-J. Pol, M. J. A. Tromp, P. Struik, R. H. J. Bloks, P. van der Wolf, A. D. Pimentel, and H. P. E. Vranken, "TriMedia CPU64 Architecture", in Proceedings of International Conference on Computer Design, Austin, Texas, October 1999, pp. 586-592.
16. M.-T. Sun and K.-H. Tzou, "High-Speed Flexible Variable-Length-Code Decoder", U. S. Patent No. 5, 173, 695, December 1992.
17. International Telecommunication Unit, "Information technology - Generic coding of moving pictures and associated audio information: Video", ITU-T Recommendation H.262, February 2000.
18. Y.-G. Park, "High Speed Variable Length Code Decoding Apparatus", U. S. Patent No. 5, 561, 690, October 1996.
19. H.-D. Lin and D. G. Messerschmitt, "Designing a High-Throughput VLC Decoder. Part II - Parallel Decoding Methods", IEEE Transactions on Circuits and Systems for Video Technology, vol. 2, no. 2, pp. 197-206, June 1992.
20. S. Kinouchi and A. Sawada, "Huffman Code Decoding Circuit", U. S. Patent No. 5, 617, 089, April 1997.
21. A. DeHon, "DPGA-Coupled Microprocessors: Commodity ICs for the Early 21st Century", in IEEE Symposium on FPGAs for Custom Computing Machines, Napa Valley, California, April 1994.