Simple penalty-sensitive replacement policies for caches

Proceedings of the 3rd Conference on Computing Frontiers 2006, CF '06

Volumn 2006, Issue , 2006, Pages 341-352

  Jeong, Jaeheon ^a   Stenström, Per ^b   Dubois, Michel ^c  

^a INTEL CORPORATION   (United States)

^b CHALMERS UNIVERSITY OF TECHNOLOGY   (Sweden)

^c University of Southern California   (United States)

Author keywords

Cache; Memory system; Penalty; Replacement policy

Indexed keywords

REPLACEMENT ALGORITHMS;

BANDWIDTH; BENCHMARKING; COMPUTER SIMULATION; PROGRAM PROCESSORS; SENSITIVITY ANALYSIS;

CACHE MEMORY;

EID: 34247377826     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1128022.1128068     Document Type: Conference Paper

References (27)

1. Abraham, S., Sugumar, R., Windheiser, D., Rau, B., and Gupta, R., Predictability of Load/Store Instruction Latencies. In Proceedings of the 26th International Symposium on Microarchitecture, Dec. 1993, 139-152.
2. Burger, D., and Austin, T., The SimpleScalar Tool Set, Version 2.0. Computer Sciences Dept. Tech. Report #1342, Univ. of Wisconsin-Madison, June 1997.
3. Chen, T., Data Prefetching for High-Performance Processors. Ph.D. Dissertation, Tech Report 93-07-01, Dept. of CSE, University of Washington, July 1993.
4. Collins, T., and Tullsen, D., Hardware Identification of Cache Conflict Misses. In Proceedings of the 32nd International Symposium on Microarchitecture, Nov. 1999.
5. Fu, J., Patel, J., and Janssens, B., Stride Directed Prefetching in Scalar Processors. In Proceedings of the 25th International Symposium on Microarchitecture, Dec. 1992, 102-110.
6. Gonzalez, A., Aliagas, C., and Valero, M., A Data Cache with Multiple Caching Strategies Tuned to Different Types of Locality. In Proceeding of International Conference on Supercomputing, July 1995, 338-347.
7. Jeong, J., and Dubois, M., Optimal Replacements in Caches with Two Miss Costs. In Proceedings of the 11th ACM Symposium on Parallel Algorithms and Architectures, June 1999, 155-164.
8. Jeong, J., Cost-Sensitive Cache Replacement Algorithms, Ph.D. Dissertation, University of Southern California, May 2002.
9. Jeong, J., and Dubois, M., Cost-Sensitive Cache Replacement Algorithms. In Proceedings of the 9th International Symposium on High-Performance Computer Architecture, Feb. 2003.
10. Johnson, T., Merten, M., and Hwu, W., Run-time Spatial Locality Detection and Optimization. In Proceedings of the 30th International Symposium on Microarchitecture, Dec. 1997.
11. Jouppi, N., Cache Write Policies and Performance. In Proceedings of the 27th International Symposium on Computer Architecture, May 1993, 191-201.
12. Kaxiras, S., and Goodman, J., Improving CC-NUMA Performance Using Instruction-Based Prediction. In Proceedings of the 5th International Symposium on High-Performance Computer Architecture, Jan. 1999, 161-170.
13. Lai, A., and Falsafi, B., Selective, Accurate, and Timely Self-Invalidation Using Last-Touch Prediction. In Proceedings of the 27th International Symposium on Computer Architecture, June 2000.
14. Mounes-Toussi, F., and Lilja, D., The Effect of Using State-Based Priority Information in a Shared-Memory Multiprocessor Cache Replacement Policy. In Proceedings of International Conference on Parallel Processing, Aug. 1998, 217-224.
15. Mowry, T., Tolerating Latency Through Software-Controlled Data Prefetching. Ph.D. Dissertation, Stanford University, Mar. 1994.
16. Mukherjee, S., and Hill, M., Using Prediction to Accelerate Coherence Protocols. In Proceedings of the 25th International Symposium on Computer Architecture, June 1998, 179-190.
17. Seznec, A., and Lloansi, F., About Effective Cache Miss Penalty on Out-of-Order Superscalar Processors. IRISA Report #970, Nov. 1995.
18. Skadron, K., and Clark, D., Design Issues and Tradeoffs for Write Buffers. In Proceedings of the 3rd International Symposium on High-Performance Computer Architecture, Feb. 1997, 144-155.
19. Smith, A., Cache Memories. ACM Computing Surveys, Sept. 1982, v. 3, 473-530.
20. So, K., and Rechtschaffen, R., Cache Operations by MRU Change. IEEE Transactions on Computers, June 1988, v. 37, 700-709.
21. Srivivasan, S., Ju, R., Lebeck, A., and Wilkerson, C., Locality vs. Criticality. In Proceedings of the 28th International Symposium on Computer Architecture, July 2001, 132-143.
22. Standard Performance Evaluation Corporation, http://www.specbench.org.
23. Stenström, P., Brorsson, M., and Sandberg, L., An Adaptive Cache Coherence Protocol Optimized for Migratory Sharing. In Proceedings of the 20th International Symposium on Computer Architecture, May 1993, 109-118.
24. Stone, H., High-Performance Computer Architecture. 2nd Edition, Addison-Wesley Publishing Company, Nov. 1990.
25. Tyson, G., Farrens, M., Matthews, J., and Pleszkun, A., A Modified Approach to Data Cache Management. In Proceedings of the 28th International Symposium on Microarchitecture, Dec. 1995, 93-103.
26. Wong, W., and Baer, J., Modified LRU Policies for Improving Second-Level Cache Behavior. In Proceedings of the 6th International Symposium on High-Performance Computer Architecture, Jan. 2000, 49-60.
27. Yeh, T., and Patt, Y., Alternative Implementation of Two-Level Adaptive Branch Prediction. In Proceedings of the 19th International Symposium on Computer Architecture, May 1992, 124-134.