An I/Q-channel time-interleaved bandpass sigma-delta modulator for a low-IF receiver

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 54, Issue 3, 2007, Pages 252-256

  Kwon, Minho ^a   Han, Gunhee ^a  

^a Yonsei University   (South Korea)

Author keywords

Bandpass sigma delta modulator (BPSDM); I Q channel; low intermediate frequency (IF) receiver; time inter leaved

Indexed keywords

COMMUNICATION CHANNELS (INFORMATION THEORY); CROSSTALK; DELTA SIGMA MODULATION; SIGNAL DISTORTION; SIGNAL TO NOISE RATIO;

BANDPASS SIGMA-DELTA MODULATOR (BPSDM); LOW-INTERMEDIATE-FREQUENCY (IF) RECEIVER; TIME INTERLEAVED; WIRELESS RECEIVER;

SIGNAL RECEIVERS;

EID: 34147149524     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2006.888726     Document Type: Article

References (15)

1. L. Lessing, Man of High Fidelity: Edwin Howard Armstrong, A Biography. New York: Bantam, 1969.
2. A. A. Abidi, “Direct-conversion radio transceiver for design communications,” IEEE J. Solid-State Circuits, vol. 30, no. 12, pp. 1399–1410, Dec. 1995.
3. B. Razavi, “Design considerations for direct-conversion receivers,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 44, no. 6, pp. 428–435, Jun. 1997.
4. J. Crols and M. S. J. Steyaert, “A single-chip 900 MHz CMOS receiver front-end with a high performance low-IF topology,” IEEE J. Solid-State Circuits, vol. 30, no. 12, pp. 1483–1492, Dec. 1995.
5. J. Crols and M. S. J. Steyaert, “Low-IF topologies for high-performance analog front ends of fully integrated receivers,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 45, no. 3, pp. 269–282, Mar. 1998.
6. F. Henkel, U. Langmann, A. Hanke, S. Heinen, and E. Wagner, “A 1 -MHz-bandwidth second-order continuous-time quadrature bandpass sigma-delta modulator for low-IF radio receivers,” IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1628–1635, Dec. 2002.
7. O. Shoaei and M. Snelgrove, “optimal (bandpass continuous-time) sigma-delta modulator,” in Proc. IEEE Int. Symp. Circuits Syst., 1994, vol. 5, pp. 489–492.
8. P. Malcovati, S. Briqati, F. Francesconi, F. Maloberti, P. Cusinato, and A. Baschirotto, “Behavioral modeling of switched-capacitor sigma-delta modulators,” IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 50, no. 3, pp. 352–364, Mar. 2003.
9. M. Kwon, J. Lee, and G. Han, “A time-interleaved recursive loop band-pass delta-sigma modulator for a digital IF CDMA receiver,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 52, no. 7, pp. 389–393, Jul. 2005.
10. D. A. Johns and K. Martin, Analog Integrated Circuit Design. New York: Wiley, 1997.
11. C. M. Zierhofer, “Analysis of a switched-capacitor second-order delta-sigma modulator using integrator multiplexing,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 53, no. 8, pp. 787–791, Aug. 2006.
12. R. Schreier and G. G. Temes, Understanding Delta-Sigma Data Converters. Piscataway, NY: IEEE Press, 2005.
13. T. Salo, S. Lindfors, and K. A. I. Halonen, “A double-sampling SC-resonator for low voltage bandpass ∑Δ-modulators,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 49, no. 12, pp. 737–747, Dec. 2002.
14. P. Cusinator, D. Tonietto, F. Stefani, and A. Baschirotto, “A 3.3-V CMOS 10.7-MHz sixth-order bandpass ΣΔ modulator with 74-dB dynamic range,” IEEE J. Solid-State Circuits, vol. 36, no. 4, pp. 629–638, Apr. 2001.
15. C. Kuo and S. Liu, “A 1-V 10.7-MHz fourth-order bandpass ΔΣ modulators using two switched opamps,” IEEE J. Solid-State Circuits, vol. 39, no. 11, pp. 2041–2045, Nov. 2004.