A time predictable instruction cache for a Java processor

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 3292, Issue , 2004, Pages 371-382

  Schoeberl, Martin ^a  

^a JOPdesign   (Austria)

Author keywords

[No Author keywords available]

Indexed keywords

MEMORY ARCHITECTURE;

AVERAGE EXECUTION TIME; CACHE ARCHITECTURE; CACHE ORGANIZATION; INSTRUCTION CACHES; JAVA PROCESSORS; MAIN-MEMORY ACCESS; METHOD INVOCATION; WORST-CASE EXECUTION TIME ANALYSIS;

CACHE MEMORY;

EID: 34047126045     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-30470-8_52     Document Type: Article

References (10)

1. Puschner, P., Koza, C.: Calculating the maximum execution time of real-time programs. Real-Time Syst. 1 (1989) 159-176
2. Arnold, R., Mueller, F., Whalley, D., Harmon, M.: Bounding worst-case instruction cache performance. In: IEEE Real-Time Systems Symposium. (1994) 172-181
3. Healy, C., Whalley, D., Harmon, M.: Integrating the timing analysis of pipelining and instruction caching. In: IEEE Real-Time Systems Symposium. (1995) 288-297
4. Lee, C.G., Hahn, J., Seo, Y.M., Min, S.L., Ha, R., Hong, S., Park, C.Y., Lee, M., Kim, C.S.: Analysis of cache-related preemption delay in fixed-priority preemptive scheduling. IEEE Trans. Comput. 47 (1998) 700-713
5. Busquets-Mataix, J.V., Wellings, A., Serrano, J.J., Ors, R., Gil, P.: Adding instruction cache effect to schedulability analysis of preemptive real-time systems. In: IEEE Real-Time Technology and Applications Symposium (RTAS '96), Washington - Brussels - Tokyo, IEEE Computer Society Press (1996) 204-213
6. Heckmann, R., Langenbach, M., Thesing, S., Wilhelm, R.: The influence of processor architecture on the design and results of WCET tools. Proceedings of the IEEE 91 (2003)
7. Power, J., Waldron, J.: A method-level analysis of object-oriented techniques in Java. Technical report, Department of Computer Science, NUI Maynooth, Ireland (2002)
8. Hennessy, J., Patterson, D.: Computer Architecture: A Quantitative Approach, 3rd ed. Morgan Kaufmann Publishers Inc., Palo Alto, CA 94303 (2002)
9. Schoeberl, M.: Using a Java optimized processor in a real world application. In: Proceedings of the First Workshop on Intelligent Solutions in Embedded Systems (WISES 2003), Austria, Vienna (2003) 165-176
10. Schoeberl, M.: JOP: A Java optimized processor. In: Workshop on Java Technologies for Real-Time and Embedded Systems. Volume LNCS 2889., Catania, Italy (2003) 346-359