Design of prunable interleavers for parallel turbo decoder architectures

IEEE Communications Letters

Volumn 11, Issue 2, 2007, Pages 167-169

  Tarable, Alberto ^a   Dinoi, Libero ^b,c   Benedetto, Sergio ^a  

^a POLITECNICO DI TORINO   (Italy)

^b ISTITUTO SUPERIORE MARIO BOELLA   (Italy)

^c Elettronica SpA   (Italy)

Author keywords

Parallel implementation; Prunable interleavers; Turbo codes

Indexed keywords

COMPUTER SIMULATION; DECODING; ERROR CORRECTION;

PARALLEL IMPLEMENTATIONS; PRUNABLE INTERLEAVERS; TURBO DECODER;

TURBO CODES;

EID: 33947638953     PISSN: 10897798     EISSN: None     Source Type: Journal    
DOI: 10.1109/LCOMM.2007.061131     Document Type: Article

References (7)

1. R. Dobkin, M. Peleg, and R. Ginosar, "Parallel interleaver design and VLSI architecture for low-latency MAP turbo decoders," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 13, no. 4, pp. 427-438, April 2005.
2. A. Tarable, S. Benedetto, and G. Montorsi, "Mapping interleaving laws to Parallel Turbo and LDPC Decoder Architectures," IEEE Trans. Inf. Theory, vol. 50, no. 9, pp. 2002-2009, Sept. 2004.
3. A. Tarable and S. Benedetto, "Further results on mapping functions," in Proc. Inform. Th. Workshop 2005 (ITW2005), pp. 221-225.
4. Third Generation Partnership Project/Universal Mobile Telecommunication Systems, "Multiplexing and channel coding (FDD)," 3GTS 25.212, version 3.4.0 (release 2000), www.3gpp.org.
5. L. Dinoi and S. Benedetto, "Design of fast-prunable S-random interleavers," IEEE Trans. Wireless Commun., vol. 4, no. 5, pp. 2540-2548, Sept. 2005
6. L. Dinoi and S. Benedetto, "Variable-size interleaver design for parallel turbo decoder architectures," IEEE Trans. Commun., vol. 53, no. 11, pp. 1833-1840, Nov. 2005.
7. A. Nimbalker, T. K. Blankenship, B. Classon, T. E. Fuja, and D. J. Costello. Jr, "Inter-window shuffle interleavers for high throughput turbo decoding," in Proc. Third Int. Symp. Turbo Codes and Related Topics, pp. 355-358.