Towards a heterogeneous simulation kernel for system level models: A SystemC kernel for synchronous data flow models

Proceedings of the ACM Great Lakes Symposium on VLSI

Volumn , Issue , 2004, Pages 248-253

  Patel, Hiren D ^a   Shukla, Sandeep K ^a  

^a VIRGINIA POLYTECHNIC INSTITUTE AND STATE UNIVERSITY   (United States)

Author keywords

Embedded System Design; Heterogeneous; Models Of Computation; Simulation Efficiency; Synchronous Data Flow; SystemC

Indexed keywords

HETEROGENEOUS SIMULATION KERNELS; SYNCHRONOUS DATA FLOW (SDF);

ALGORITHMS; COMPUTER HARDWARE; COMPUTER SIMULATION; COMPUTER SOFTWARE; HIERARCHICAL SYSTEMS; MICROPROCESSOR CHIPS; OPTIMIZATION; SYNCHRONIZATION;

DATA FLOW ANALYSIS;

EID: 2942648040     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (24)

1. S. Bhattacharyya, P. Murthy, and E. Lee, Software Synthesis from Dataflow Graphs, Kluwer Academic Publishers, 1996.
2. M. Clausen and A. Fortenbacher, Efficient solution of linear Diophantine equations, Journal of Symbolic Computation 8 (1989), no. 1-2, 201-216.
3. E. Lee et al, Heterogeneous Concurrent Modeling and Design in Java: Introduction to Ptolemy II, Memorandum UCB/ERL M03/27, July 2003.
4. A. Fortenbacher, Algebraische unifikation, Master's thesis, Universitat Karlsruhe, 1983.
5. T. Grotker, S. Liao, G. Martin, and S. Swan, System Design with SystemC, Kluwer Academic Publishers, 2002.
6. Ptolemy Group, Ptolemy II, Website: http://ptolemy.eecs.berkeley.edu/ ptolemyII/.
7. T. Guckenbiehl and A. Herold, Solving linear diophantine equations, Tech. Report SEKI-85-IV-KL, Universitat Kaiserslautern, 1985.
8. G. Huet, An algorithm to generate the basis of solutions to homogeneous linear Diophantine equations, Information Processing Letters, April 1978, 7(3).
9. L. Lavagno, A. Sangiovanni-Vincentelli, and E. Sentovich, Models of Computation for Embedded System Design, Website: citeseer.nj.nec.com/ lavagno98model.html, 1998.
10. E. A. Lee and D. G. Messerschmitt, Static Scheduling of Synchronous Data Flow Programs for Digital Signal Processing, In Proceedings of IEEE Transactions on Computers, NO. 1, vol. Vol. C-36, 1987.
11. Edward A. Lee and Alberto L. Sangiovanni-Vincentelli, Comparing Models of Computation, In Proceedings of the International Conference on Computer-Aided Design (ICCAD), 1996, pp. 234-241.
12. A. Michalove, Amdahl's Law, Website: http://home.wlu.edu/whaleyt/classes/ parallel/topics/amdahl.html.
13. B. Niemann, F. Mayer, F. Javier, R. Rubio, and M. Speitel, Refining a High Level SystemC Model, Kluwer Academic Publishers, 2003, In SystemC: Methodologies and Applications, Ed. W. Muller and W. Rosenstiel and J. Ruf.
14. OSCI, SystemC, Website: http://www.systemc.org.
15. D. Pasechnik, Linear Diophantine Equation Solver, Website: http://www.thi.informatik.unifrankfurt.de/dima/software.html.
16. Hiren D. Patel, HEMLOCK: HEterogeneous ModeL Of Computation Kernel for SystemC, Master's thesis, Virginia Polytechnic Institute and State University, December 2003, Website: http://fermat.ece.vt.edu.
17. N. Savoiu, S. K. Shukla, and R. K. Gupta, Automated Concurrency Re-assignment in High Level System Models for Efficient System Level Simulation, In Proceedings of Design Automation and Test (DATE02), 2002.
18. _, Concurrency in System Level Design: Conflict between Simulation and Synthesis goals, International Workshop on Logic and Synthesis (IWLS 02), 2002.
19. _, Efficient Simulation of Synthesis Oriented System Level Designs, In the proceedings of International Symposium on System Synthesis (ISSS'02), 2002.
20. S. Sharad and S. K. Shukla, Efficient Simulation of System Level Models via Bisimulation Preserving Transformations, Tech. report, FERMAT Lab Virginia Tech., 2003-07.
21. SPECC, SpecC, Website: http://www.ics.uci.edu/specc/.
22. SystemVerilog, System Verilog, Website: http://www.systemverilog.org/.
23. VERILOG, Verilog, Website: http://www.verilog.com/.
24. VHDL, VHDL, Website: http://www.vhdl.org/.