A study of source-level compiler algorithms for automatic construction of pre-execution code

ACM Transactions on Computer Systems

Volumn 22, Issue 3, 2004, Pages 326-379

  Kim, Dongkeun ^a   Yeung, Donald ^a  

^a UNIVERSITY OF MARYLAND   (United States)

Author keywords

Data prefetching; Memory level parallelism; Multithreading; Pre execution; Prefetch conversion; Program slicing; Speculative loop parallelization

Indexed keywords

DATA PREFETCHING; MEMORY-LEVEL PARALLELISM; MULTITHREADING; PRE-EXECUTION; PROGRAM SLICING; SPECULATIVE LOOP PARALLELIZATION;

ALGORITHMS; BINARY CODES; BUFFER STORAGE; COMPUTER HARDWARE; COMPUTER PROGRAMMING; COMPUTER PROGRAMMING LANGUAGES; INFORMATION DISSEMINATION; MULTIPROGRAMMING; PROGRAMMED CONTROL SYSTEMS; SOFTWARE PROTOTYPING;

PROGRAM COMPILERS;

EID: 4444263176     PISSN: 07342071     EISSN: None     Source Type: Journal    
DOI: 10.1145/1012268.1012270     Document Type: Review

References (43)

1. ABRAHAM, S. G., SUGUMAR, R. A., RAU, B. R., AND GUPTA, R. 1993. Predictability of load/store instruction latencies. In Proceedings of the 26th Annual International Symposium on Microarchitecture (Austin, Tex.). ACM, New York, 139-152.
2. ANDERSON, J. M., BERC, L. M., DEAN, J., GHEMAWAT, S., HENZINGER, M. R., LEUNG, S.-T. A., SITES, R. L., VANDEVOORDE, M. T., WALDSPURGER, C. A., AND WEIHL, W. E. 1997. Continuous profiling: Where have all the cycles gone? SRC Technical Note 1997-016a, Digital. July.
3. ANNAVARAM, M., PATEL, J. M., AND DAVIDSON, E. S. 2001. Data prefetching by dependence graph precomputation. In Proceedings of the 28th Annual International Symposium on Computer Architecture (Goteborg, Sweden). ACM, New York, 52-61.
4. BINKLEY, D. AND GALLAGHER, K. 1996. A Survey of Program Slicing. Academic Press, Orlando, Fla.
5. BURGER, D. AND AUSTIN, T. M. 1997. The SimpleScalar Tool Set, Version 2.0. CS TR 1342, University of Wisconsin-Madison, Madison, Wisc., June.
6. CHANG, P. AND GIBSON, G. A. 1999. Automatic I/O hint generation through speculative execution. In Proceedings of the 3rd Symposium on Operating Systems Design and Implementation (New Orleans, La.). ACM, New York, 1-14.
7. CHAPPELL, R. S., KIM, S. P., REINHARDT, S. K., AND PATT, Y. N. 1999. Simultaneous subordinate microthreading (SSMT). In Proceedings of the 26th International Symposium on Computer Architecture (Atlanta, Ga.). ACM, New York, 186-195.
8. CHAPPELL, R. S., TSENG, P., YOAZ, A., AND PATT, Y. N. 2002. Difficult-path branch prediction using subordinate microthreads. In Proceedings of the 29th Annual International Symposium on Computer Architecture (Anchorage, Ak.). ACM, New York, 307-317.
9. CHEN, T.-F. AND BAER, J.-L. 1995. Effective hardware-based data prefetching for high-performance processors. Trans. Comput. 44, 5 (May), 609-623.
10. CMELIK, R. F. AND KEPPEL, D. 1993. Shade: A fast instruction set simulator for execution profiling. TR 93-12, Sun Microsystems. July.
11. COLLINS, J. D., TULLSEN, D. M., WANG, H., AND SHEN, J. P. 2001. Dynamic speculative precomputation. In Proceedings of the 34th International Symposium on Microarchitecture (Austin, Tex.). ACM, New York, 306-317.
12. COLLINS, J. D., WANG, H., TULLSEN, D. M., HUGHES, C., LEE, Y.-F., LAVERY, D., AND SHEN, J. P. 2001b. Speculative precomputation: Long-range prefetching of delinquent loads. In Proceedings of the 28th Annual International Symposium on Computer Architecture (Goteborg, Sweden). ACM, New York, 14-25.
13. CYTRON, R. 1986. Doacross: Beyond vectorization for multiprocessors. In Proceedings of the 1986 International Conference on Parallel Processing. (University Park, PA). IEEE Computer Society Press, Los Alamitos, Calif., 836-844.
14. DUBOIS, M. AND SONG, Y. H. 1998. Assisted execution. CENG Technical Report 98-25, Department of EE-Systems, University of Southern California. October.
15. DUNDAS, J. AND MUDGE, T. 1997. Improving data cache performance by pre-executing instructions under a cache miss. In Proceedings of the 1997 ACM International Conference on Supercomputing (Vienna, Austria). ACM, New York, 68-75.
16. FARCY, A., TEMAM, O., ESPASA, R., AND JUAN, T. 1998. Dataflow analysis of branch mispredictions and its application to early resolution of branch outcomes. In Proceedings of the 31st International Symposium on Microarchitecture (Dallas, Tex.). ACM, New York, 59-68.
17. FERRANTE, J., OTTENSTEIN, K., AND WARREN, J. 1987. The program dependence graph and its use in optimization. ACM Trans. Prog. Lang. 9, 3 (July), 319-349.
18. KIM, D. AND YEUNG, D. 2002. Design and evaluation of compiler algorithms for pre-execution. In Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems (San Jose, Calif.). ACM, New York, 159-170.
19. LIAO, S. S. W., WANG, P. H., WANG, H., HOFLEHNER, G., LAVERY, D., AND SHEN, J. P. 2002. Post-pass binary adaptation for software-based speculative precomputation. In Proceedings of the ACM SIGPLAN Conference on Programming Language Design and Implementation (Berlin, Germany). ACM, New York, 117-128.
20. LUK, C.-K. 2001. Tolerating Memory Latency through software-controlled pre-execution in simultaneous multithreading processors. In Proceedings of the 28th Annual International Symposium on Computer Architecture (Goteborg, Sweden). ACM, New York, 40-51.
21. LYLE, J. R. AND WALLACE, D. R. May 1997. Using the unravel program slicing tool to evaluate high integrity software. In Proceedings of 10th International Software Quality Week (San Francisco, Calif.).
22. LYLE, J. R., WALLACE, D. R., GRAHAM, J. R., GALLAGHER, K. B., POOLE, J. P., AND BINKLEY, D. W. 1995. Unravel: A CASE tool to assist evaluation of high integrity software. NISTIR 5691, National Institute of Standards and Technology. August.
23. MADON, D., SANCHEZ, E., AND MONNIER, S. 1999. A study of a simultaneous multithreaded processor implementation. In Proceedings of EuroPar '99. (Toulouse, France). Springer-Verlag, New York, 716-726.
24. MOSHOVOS, A., PNEVMATIKATOS, D. N., AND BANIASADI, A. 2001. Slice-processors: An implementation of operation-based prediction. In Proceedings of the International Conference on Supercomputing (Sorrento, Italy). ACM, New York, 321-334.
25. MOWRY, T. 1998, Tolerating latency in multiprocessors through compiler-inserted prefetching. Trans. Comput. Syst. 16, 1 (Feb.), 55-92.
26. PADUA, D. A., KUCK, D. J., AND LAWRIE, D. H. 1980. High-speed multiprocessors and compilation techniques, IEEE Trans. Comput. C-29, 9 (Sept.), 763-776.
27. PADUA, D. A. AND WOLFE, M. J. 1986. Advanced compiler optimizations for supercomputers. Communi. ACM 29, 12 (Dec.), 1184-1201.
28. PAI, V. S. AND ADVE, S. 1999. Code transformations to improve memory parallelism. In. Proceedings of the International Symposium on Microarchitecture (Haifa, Israel). ACM, New York, 147-155.
29. ROGERS, A., CARLISLE, M., REPPY, J., AND HENDREN, L. 1995. Supporting dynamic data structures on distributed memory machines. ACM Trans. Prog. Lang. Syst. 17, 2 (Mar.).
30. ROTH, A., MOSHOVOS, A., AND SOHI, G. S. 1998. Dependence based prefetching for linked data structures. In Proceedings of the 8th International Conference on Architectural Support for Programming Languages and Operating Systems (San Jose, Calif.). ACM, New York, 115-126.
31. ROTH, A., MOSHOVOS, A., AND SOHI, G. S. 1999. Improving virtual function call target prediction via dependence-based pre-computation. In Proceedings of the 13th Annual International Conference on Supercomputing (Rhodes, Greece). ACM, New York, 356-364.
32. ROTH, A. AND SOHI, G. S. 2001. Speculative data-driven multithreading. In Proceedings of the 7th International Conference on High Performance Computer Architecture (Monterrey, Mexico). IEEE Computer Society Press, Los Alamitos, Calif., 191-202.
33. ROTH, A. AND SOHI, G. S. 2002. A quantitative framework for automated pre-execution thread selection. In Proceedings of the 35th Annual International Symposium on Microarchitecture (Istanbul, Turkey). ACM, New York, 430-441.
34. SNAVELY, A. AND TULLSEN, D. M. 2000. Symbiotic Jobscheduling for a simutaneous multithreading processor. In Proceedings of the 9th International Conference on Architectural Support for Programming Languages and Operating Systems (Cambridge, Mass.). ACM, New York, 234-244.
35. SPEC. 2000. SPEC CPU2000 V1.2 (http://www.specbench.org/osg/cpu2000/).
36. SUNDARAMOORTHY, K., PURSER, Z., AND ROTENBERG, E. 2000. Slipstream processors: Improving both performance and fault tolerance. In Proceedings of the 9th International Conference on Architectural Support for Programming Languages and Operating Systems (Cambridge, Mass.). ACM, New York, 191-202.
37. TULLSEN, D. M., EGGERS, S. J., EMER, J. S., LEVY, H. M., LO, J. L., AND STAMM, R. L. 1996. Exploiting choice: Instruction fetch and issue on an implementable simultaneous multithreading processor. In Proceedings of the 1996 International Symposium on Computer Architecture (Philadelphia, Pa.). ACM, New York, 191-202.
38. TULLSEN, D. M., LO, J. L., EGGERS, S. J., AND LEVY, H. M. 1999. Supporting fine-grained synchronization on a simultaneous multithreading processor. In Proceedings of the 5th International Symposium on High-Performance Computer Architecture. (Orlando, Fla.). IEEE Computer Society Press, Los Alamitos, Calif., 54-58.
39. WANG, P. H., WANG, H., COLLINS, J. D., GROCHOWSKI, E., KLING, R. M., AND SHEN, J. P. 2002. Memory latency-tolerance approaches for itanium processors: Out-of-order execution vs. speculative precomputation. In Proceedings of the 8th International Symposium on High-Performance Computer Architecture (Boston, Mass.). ACM, New York, 187-196.
40. WEISER, M. 1984. Program slicing. IEEE Trans. Softw. Eng. SE-10, 4 (July).
41. ZILLES, C. B. AND SOHI, G. S. 2000. Understanding the backward slices of performance degrading instructions. In Proceedings of the 27th Annual International Symposium on Computer Architecture (Vancouver, Canada). ACM, New York, 172-181.
42. ZILLES, C. B. AND SOHI, G. 2001. Execution-based prediction using speculative slices. In Proceedings of the 28th Annual International Symposium on Computer Architecture (Goteborg, Sweden). ACM, New York, 2-13.
43. ZILLES, C. B. AND SOHI, G. 2002. Master/slave speculative parallelization. In Proceedings of the 35th International Symposium on Microarchitecture (Istanbul, Turkey). ACM, New York, 85-96.