The price of routing in FPGAs

Journal of Universal Computer Science

Volumn 6, Issue 2, 2000, Pages 227-239

  De Dinechin, Florent ^a  

^a UNIVERSITÉ DE LYON   (France)

Author keywords

FPGA; Hardware complexity; Reconfigurable computing; Routing resources

Indexed keywords

EID: 33947100541     PISSN: 0948695X     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (17)

1. [Bre98] Gordon Brebner. Field-programmable logic: Catalyst for new computing paradigms. In International Workshop on Field Programmable Logic and Applications, Tallin, Estonia, September 1998.
2. [dD97] Florent de Dinechin. Libraries of schedule-free operators in Alpha. In Application Specific Array Processors. IEEE Computer Society Press, July 1997.
3. [DeH94] Andre DeHon. DPGA-coupled microprocessors: Commodity ICs for the early 21st century. In IEEE Workshop on FPGAs for Custom Computing Machines, 1994.
4. [DeH96] Andre DeHon. Reconfigurable Architectures for General-Purpose Computing. PhD thesis, MIT, August 1996.
5. [HPK95] M. Hamdi, Y. Pan, and W. T. Kwong. Efficient image processing applications on the maspar massively parallel computers. International Journal of High Speed Computing, 7(4):489-514, 1995.
6. [HW97] John R. Hauser and John Wawrzynek. Garp: a MIPS processor with a reconfigurable coprocessor. In IEEE Symposium on FPGAs for Custom Computing Machines, pages 12-21, Napa Valley, CA, April 1997.
7. +99] S. Kaptanoglu, G. Bakker, A. Kundu, I. Corneillet, and B. Ting. A new high density and very low cost reprogrammable FPGA architecture. In FPGA'99, ACM/SIGDA International Symposium on FPGAs, pages 3-12, Monterey, CA, February 1999.
8. +99] A. Marshall, T. Stansfield, I. Kostarnov, J. Vuillemin, and B. Hutchings. A reconfigurable arithmetic array for multimedia applications. In FPGA '99, ACM/SIGDA International Symposium on FPGAs, pages 135-143, Monterey, CA, February 1999.
9. [Qui84] P. Quinton. Automatic synthesis of systolic arrays from recurrent uniform equations. In 11th Annual Int. Symp. Computer Arch., Ann Arbor, pages 208-214, June 1984.
10. [RH97] J. Rose and D. Hill. Architectural and physical design challenges for onemillion gate FPGAs and beyond. In FPGA'97, ACM International Symposium on FPGAs, pages 129-132, Monterey, CA, February 1997.
11. [RM98] B. Radunovic and V. Milutinovic. A survey of reconfigurable computing architectures. In International Workshop on Field Programmable Logic and Applications, Tallin, Estonia, September 1998.
12. +95] G. Snider, P. Kuekes, W. B. Culbertson, R. J. Carter, A. S. Berger, and R. Amerson. The Teramac configurable computer engine. In Field Programmable Logic and Applications, pages 44-53. LNCS 975, September 1995.
13. +98] A. Takahara, T. Miyazaki, T. Murooka, M. Katayama, K. Hayashi, A. Tsutsui, T. Ichimori, and K. Fukami. More wires and fewer LUTs: a design methodology for FPGAs. In FPGA'98, ACM/SIGDA International Symposium on FPGAs, pages 12-19, Monterey, CA, February 1998.
14. [Ull84] Jeffrey D. Ullman. Computational Aspects of VLSI. Principles of Computer Science. Computer Science Press, 1984.
15. [Vui94] Jean Vuillemin. On computing power. In Programming Languages and System Architectures, LNCS 782, pages 69-86, Zürich, Switzerland, June 1994.
16. [Xil97] Xilinx Corporation. XC4000E and XC4000X Series Field Programmable Gate Arrays, November 1997.
17. [Xil98] Xilinx Corporation. Virtex 2.5V Field Programmable Gate Arrays, October 1998.