A 15 GHz 256/257 dual-modulus prescaler in 120 nm CMOS

European Solid-State Circuits Conference

Volumn , Issue , 2003, Pages 77-80

  Wohlmuth, Hans Dieter ^a   Kehrer, Daniel ^a  

^a INFINEON TECHNOLOGIES AG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS TECHNOLOGY; CURRENT MODE LOGIC; DUAL MODULUS PRESCALER; HIGH SPEED; INPUT SENSITIVITY; OUTPUT BUFFER; PRESCALERS;

CMOS INTEGRATED CIRCUITS;

FREQUENCY BANDS;

EID: 27644576294     PISSN: 19308833     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESSCIRC.2003.1257076     Document Type: Conference Paper

References (8)

1. S. Wada, T. Maeda, M. Tokushima, J. Yamaaaki and M. Ishikawa snd M. Fujji, "A 27 GHz / 151mW GaAs 256/258 Dual Modulus Prescaler IC with 0. 1 pm Double-Deck-Shaped (DDS) Gate E/D-HJFETs", in GAS IC Symposium Digest, pp. 125-128, 1998.
2. H. Knapp, M. Wurzer, T. F. Meister, J. Bock and K. Aufinger, "36 GHz Dual-Modulus Prescaler in SiGe Bipolar Technology", in Proc. of IEEE Radio Frequency Integrated Circuits Symposium, pp. 239-242, Seattle, June 2002, IEEE.
3. A. B Ajikuttira and Wei Liat Chan and Yong Lian, "A 5. 5GHz prescaler in 0. 18-pm CMOS technology ", in Proceedings of IEEE Asia-Pacific Conference, pp. 69-72. IEEE, 2002.
4. C.-M. Hung, B. A. Floyd, N. Park and 0. Kenneth, "Fully integrated 5. 35GHz CMOS VCOs and prescalers", IEEE Transactions on Microwave Theory and Techniques, vol. 49, n. 1, pp. 17-22, Jan. 2001.
5. B. De Muer and M. Steyaert, "A 12GHz 1128 fiequency divider in 0. 25pm CMOS", in European Solid- State Circuits Conference ESSCIRC 2000, pp. 220- 223. IEEE, Sep 2000.
6. Dong-Jun Yang and 0. Kenneth, "A monolithic CMOS 10. 4 GHz phase locked loop ", in Symposium on VLSI Circuits Digest of Technical Papers, pp. 36- 37, 2002.
7. H.-D. Wohlmuth and D. Kehrer, "A High Sensitivity Static 2:l Frequency Divider up to 27GHz in 120nm CMOS", in European Solid-state Circuit Conference, pp. 823-826, Firenze, Italy, September 2002, IEEE.
8. T. Schim1 et al, "A 0. 13pm CMOS Platform with Cu/ Low-k Interconnects for System On Chip Applications", in VLSI Digest of Technical Papers, pp. 101-102. IEEE, 2001.