A new approach for real-time histogram equalization using FPGA

Proceedings of 2005 International Symposium on Intelligent Signal Processing and Communication Systems, ISPACS 2005

Volumn 2005, Issue , 2005, Pages 397-400

  Alsuwailem, Abduallah M ^a   Alshebeili, Saleh A ^a  

^a KING SAUD UNIVERSITY   (Saudi Arabia)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER HARDWARE; DECODING; MACHINE DESIGN; OPTIMIZATION; REAL TIME SYSTEMS; STATISTICS;

HISTOGRAM EQUALIZATION; HISTOGRAM STATISTICS; MAXIMUM CLOCK FREQUENCY; REAL-TIME HISTOGRAM;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 33847231336     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ispacs.2005.1595430     Document Type: Conference Paper

References (7)

1. Z. Salcic and J. Sivaswamy, "IMECO: A Reconfigurable FPGA-based Image Enhancement Co-Processor Framework," Real-Time Imaging, Vol.5, 1999, pp. 385-395.
2. M. A. Karim, Electro-optical displays, Marcel Dekker, Inc.
3. R. C. Gonzalez and R. E. Woods, Digital Image Processing, Addison Wesley, 1993.
4. A. Torre,A. Peinado,J. Segura,J. Perez-Cordoba,M. Benitez, and A. Rubio, "Histogram equalization of speech representation for robust speech recognition," IEEE Transaction on Speech and Audio Processing, Vol. 13, Issue 3, May 2005, pp. 355-366.
5. B. Lianfa, L. Xing, C. Qian, and Z. Baomin, "The hardware design of a real-time infrared image enhancement system," IEEE Int. Conf. Neural Networks & Signal Processing. Dec. 2003, pp. 1009-1012.
6. L. Xiying, N. Guqiang, C. Yanmei, P. Tian, and Z. Yanli, "Real-time Image Histogram Equalization Using FPGA," Proc. Spie, Conf. Vol. 3561, 1998, pp. 293-299
7. G. Dongsheng, Y. Nansheng, P. Defu, H. Min, S. Xiaoyan, and Z. Reolan, "A DSP + FPGA based real-time histogram equalization system of infrared image" Proc. Spie, Vol. 4602, 2001, pp.160-165.