A DSP+FPGA based real-time histogram equalization system of infrared image

Proceedings of SPIE - The International Society for Optical Engineering

Volumn 4602, Issue , 2001, Pages 160-165

  Gu, Dongsheng ^a   Yang, Nansheng ^a   Pi, Defu ^a   Hua, Min ^a   Shen, Xiaoyan ^a   Zhang, Ruolan ^a  

^a NANJING UNIVERSITY OF SCIENCE AND TECHNOLOGY   (China)

Author keywords

DSP; FPGA; Histogram; Histogram Equalization; Infrared image; Real time processing

Indexed keywords

FIELD PROGRAMMABLE GATE ARRAYS; INFRARED IMAGING; REAL TIME SYSTEMS;

HISTOGRAM EQUALIZATION (HE);

IMAGE PROCESSING;

EID: 0035770613     PISSN: 0277786X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1117/12.445721     Document Type: Conference Paper

References (5)

1. Liu, Liudi. Practical Digital Image Procession. The Publishing Company of Beijing University of Science and Technology, Beijing, 1998.
2. XC4000 FPGA Family - Technical DataBook, Xilinx Inc,San Jose,1995.
3. TMS320VC54X: User's guide. Texas Instruments, Digital Signal Processing Products, 1997.
4. Histogram cumulator - hardware of image processing, Opto-Electronic Engineering, v 19, n2.
5. J. Silverman. "Signal processing algorithms for display and enhancement of IR image", SPIE Infrared Technology XIX. SPIE 2020, pp,440-450. 1993.