Design-time application exploration for MP-SoC customized run-time management

2005 International Symposium on System-on-Chip, Proceedings

Volumn 2005, Issue , 2005, Pages 66-69

  Ykman Couvreur, Ch ^a   Brockmeyer, E ^a   Nollet, V ^a   Marescaux, Th ^a   Catthoor, Fr ^a,b   Corporaal, H ^c  

^a IMEC   (Belgium)

^b VRIJE UNIVERSITEIT BRUSSEL   (Belgium)

^c EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL COMPLEXITY; COSTS; DECISION MAKING; IMAGE PROCESSING; INFORMATION MANAGEMENT; OPTIMIZATION;

DESIGN-TIME EXPLORATION; MP-SOC PLATFORM SIMULATOR; OS KERNEL;

EMBEDDED SYSTEMS;

EID: 33847178731     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/issoc.2005.1595646     Document Type: Conference Paper

References (16)

1. Atomium. http://www.imec.be/atomium.
2. A. Adriahantenaina et al. SPIN: A scalable, packet switched, on-chip micro-network. DATE 2003.
3. L. Benini et al. Networks on chips: a new SoC paradigm. IEEE Computer, 70-78, 2002.
4. E. Brockmeyer et al. Layer assignment techniques for low energy in multi-layered memory organisations. DATE 2003.
5. Y. Cho et al. Scheduler implementation in MP SOC design. ASP-DAC 2005.
6. P. Cumming. The TI OMAP platform approach to SoC. Kluwer Ac., 2003.
7. J. Dielissen et al. Concepts and implementation of the Philips network-on-chip. IP-based SOC Design Conf., 2003.
8. S. Mamagkakis et al. Custom design of multi-level dynamic memory management subsystem for embedded systems. IEEE Worksh. on Signal Processing Systems, 2004.
9. V. Nollet et al. Centralized run-time resource management in a network-on-chip containing reconfigurable hardware tiles. DATE 2005.
10. F. Poletti et al. An integrated hardware/software approach for run-time scratchpad management. DAC 2004.
11. A. S. Tanenbaum. Distributed operating systems. Prentice-Hall, 1996.
12. M. Verma et al. Dynamic overlay of scratchpad memory for energy minimization. CODES-ISSS 2004.
13. W. Wolf. The future of multiprocessor systems-on-chips. DAC 2004.
14. P. Yang. Pareto-optimization based run-lime task scheduling for embedded systems. PhD thesis, Kath. Univ.Leuven, 2004.
15. T. Ye et al. Physical planning for on-chip multiprocessor networks and switch fabrics, Application-Specific Systems, Architectures, and Processors Conf., 2003.
16. C. Ykman et al. Energy-aware dynamic task scheduling applied to a real-time multimedia application on an xscale board. SASIMI 2004.