|
Volumn 1, Issue , 2005, Pages 177-180
|
Low loss multi-wafer vertical interconnects for three dimensional integrated circuits
|
Author keywords
Integrated circuit packaging; Microstrip line; Vertical interconnects
|
Indexed keywords
INTEGRATED CIRCUIT PACKAGING;
MICROSTRIP-BASED CIRCUIT ARCHITECTURE;
MULTI-WAFER VERTICAL INTERCONNECT;
VERTICAL INTERCONNECTS;
ELECTRONICS PACKAGING;
INSERTION LOSSES;
INTEGRATED CIRCUITS;
MICROSTRIP LINES;
REFLECTION;
SEMICONDUCTING GALLIUM ARSENIDE;
INTERCONNECTION NETWORKS;
|
EID: 33847154061
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/EUMC.2005.1608822 Document Type: Conference Paper |
Times cited : (1)
|
References (9)
|