A ring oscillator based frequency synthesizer without using frequency divider

International Journal of Electronics

Volumn 94, Issue 2, 2007, Pages 123-136

  Sarkar, B C ^a   Mandal, M K ^b  

^a UNIVERSITY OF BURDWAN   (India)

^b NATIONAL INSTITUTE OF TECHNOLOGY   (India)

Author keywords

Frequency synthesizer; Phase detector; PLL; Ring oscillator

Indexed keywords

DETECTORS; FREQUENCY SYNTHESIZERS; INTEGRATED CIRCUITS; MULTIPLEXING; SENSITIVITY ANALYSIS;

PHASE DETECTOR; RING OSCILLATOR; SIGNAL FREQUENCIES;

VARIABLE FREQUENCY OSCILLATORS;

EID: 33847016014     PISSN: 00207217     EISSN: 13623060     Source Type: Journal    
DOI: 10.1080/00207210601068741     Document Type: Article

References (14)

1. Alioto and G. Palumbo, "Oscillation frequency in CLM and ESCL ring oscillator", IEEE Trans. Cire. Syst.-I, 48, pp. 210-214, 2001.
2. A.W. Buchwald and K.W. Martin, "High speed voltage controlled oscillator with quadrature outputs". Electron. Lett., 34, pp. 309-310, 1991.
3. D.E. Calbaza and Y. Savaria, "Direct digital frequency synthesizer for low jitter clock", IEEE J. Solid State Circ., 36, pp. 570-572, 2001.
4. N.B. Chakraborty, B.N. Biswas, D. Mandai, P. Pal and P. Lahiri, "Tuning characteristics of multipath ring oscillator", J. IETE, 39, pp. 31-38, 1993.
5. O.T.C. Chen and R.R.B. Ssheen, "A power efficient wide range phase locked loop", IEEE J. Solid State Circ., 37, pp. 51-62, 2002.
6. F.M. Gardner, Phase Lock Techniques, 2nd ed. (New York: Wiley).
7. Grozing, B. Philipp and M. Berroth, "CMOS ring oscillator with quadrature outputs and 100 MHz to 3.5 GHz tuning range", in Proceedings of 29th European Solid State Circuits Conference, pp. 679-682, 2003.
8. A. Hajimiri, S. Limotyrakis and T.H. Lee, "Jitter and phase noise in ring oscillators", IEEE J. Solid State Circ., 34, pp. 790-804, 1999.
9. C.R. Hogge, "A self correcting clock recovery circuit", J. Lightwave Tech., 3, pp. 1312-1314, 1985.
10. B.U.H. Klepser, M. Scholz and E. Gotz, "A 10-GHz SiGe BiCMOS phase locked loop frequency synthesizer, IEEE J. Solid State Circ., 37, pp. 328-335, 2002.
11. A.M. Mohieldin, A.A. Emira and E.S. Sinencio, "A 100-MHz 8-mW ROM-less quadrature direct digital frequency synthesizer", IEEE J. Solid State Circ., 37, pp. 1235-1243, 2002.
12. B.C. Sarkar and A. Hati, "Novel PLL based frequency synthesizer without using the frequency divider", IEE Proc. Circuit Dev. Sys., 148, pp. 255-260, 2001.
13. A.R. Shahani, D.K. Shaeffer, S.S. Mohan, Samavati, H. Rategh, H.R., M.M. Hershenson, M. Xu, C.P. Yue, D.J. Eddleman, M.A. Horowitz and T.H. Lee, "Low power dividerless frequency synthesis using aperture phase detection", IEEE J. Solid State Circ., 33, pp. 2232-2239, 1998.
14. R. Yeager, "Loop gain compensation in phase locked loops", RCA Review, 47, pp. 78-87, 1986.