|
Volumn 2005, Issue , 2005, Pages
|
FPGA implementation of an efficient multiplier over finite fields GF(2 m)
|
Author keywords
[No Author keywords available]
|
Indexed keywords
ARITHMETIC OPERATIONS;
FIELD MULTIPLICATION;
FINITE FIELDS;
SPACE COMPLEXITY;
CODES (SYMBOLS);
COMPUTER SOFTWARE;
CRYPTOGRAPHY;
ERROR CORRECTION;
FIELD PROGRAMMABLE GATE ARRAYS (FPGA);
MATHEMATICAL OPERATORS;
SIGNAL PROCESSING;
FREQUENCY MULTIPLYING CIRCUITS;
|
EID: 33846957363
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/RECONFIG.2005.18 Document Type: Conference Paper |
Times cited : (24)
|
References (11)
|