CRISP: Coarse-grain reconfigurable image signal processor for digital still cameras

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2006, Pages 4379-4382

  Chen, Jason C ^a   Shen, Chun Fu ^b   Chien, Shao Yi ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

^b Vivotek Inc   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

COARSE GRAIN RECONFIGURABLE IMAGE SIGNAL PROCESSORS; DIGITAL STILL CAMERAS; PICTURE TAKING MODE; REAL TIME CONSTRAINTS;

ALGORITHMS; COMPUTER HARDWARE; CONSTRAINT THEORY; DIGITAL CAMERAS; INTERCONNECTION NETWORKS; REAL TIME SYSTEMS;

SIGNAL PROCESSING;

EID: 33846936130     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (11)

1. J. Adams, K. Parulski, and K. Spaulding, "Color processing in digital cameras," IEEE Micro, vol. 18, no. 6, pp. 20-30, Nov. 1998.
2. K. Illgner, H.-G. Gruber, P. Gelabert, J. Liang, Y. Yoo, W. Rabadi, and R. Talluri, "Programmable DSP platform for digital still cameras," in Acoustics, Speech, and Signal Processing, 1999. ICASSP '99. Proceedings., 1999 IEEE International Conference on Volume 4, Mar. 1999, pp. 280-285.
3. D. Doswald, J. Hafliger, P. Blessing, N. Felber, P. Niederer, and W. Fichtner, "A 30-frames/s megapixel real-time CMOS image processor," IEEE J. Solid-State Circuits, vol. 35, no. 11, pp. 1732-1743, Nov. 2000.
4. [Online]. Available: http://www.ti.com/
5. R. Etienne-Cummings, Z. Kalayjian, and D. Cai, "A programmable focal-plane mimd image processor chip," IEEE J. Solid-State Circuits, vol. 36, no. 1, pp. 64-73, Jan. 2001.
6. P. Mandolesi, P. Julian, and A. Andreou, "A scalable and programmable simplicial CNN digital pixel processor architecture," IEEE Trans. Circuits Syst. I, vol. 51, no. 5, pp. 988 - 996, May 2004.
7. H. Singh, M.-H. Lee, G. Lu, F. Kurdahi, N. Bagherzadeh, and E. Chaves Filho, "Morphosys: an integrated reconfigurable system for data-parallel and computation-intensive applications," IEEE Trans. Comput., vol. 49, no. 5, pp. 465 - 481, May 2000.
8. J. Rose, A. El Gamal, and A. Sangiovanni-Vincentelli, "Architecture of field-programmable gate arrays," IEEE Proceedings, vol. 81, no. 7, pp. 1013 - 1029, 1993.
9. P. W. Wong, D. Tretter, C. Herley, N. Moayeri, and R. Lee, "Image processing considerations for digital photography," in Compcon '97. Proceedings, Feb. 1997, pp. 280-285.
10. S.-C. Pei and I.-K. Tam, "Effective color interpolation in ccd color filter arrays using signal correlation," IEEE Trans. Circuits Syst. Video Technol., vol. 13, no. 6, pp. 503-513, 2003.
11. K. Vissers and S. Mirolo, "The performance and power consumption of the TriMedia TM32 VLIW media processor core," in Cool Chip IV, Apr. 2001.