메뉴 건너뛰기




Volumn 31, Issue 2, 2007, Pages 160-165

FPGA architecture for fast parallel computation of co-occurrence matrices

Author keywords

Co occurrence matrix; FPGA; Image analysis; Texture

Indexed keywords

COMPUTER ARCHITECTURE; COMPUTER SOFTWARE; IMAGE ANALYSIS; OPTIMIZATION; PROGRAM PROCESSORS; THROUGHPUT;

EID: 33846919630     PISSN: 01419331     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.micpro.2006.02.013     Document Type: Article
Times cited : (35)

References (16)
  • 2
    • 33750280458 scopus 로고    scopus 로고
    • An FPGA based coprocessor for GLCM and haralick texture features and their application in prostate cancer classification
    • Tahir M.A., Bouridane A., and Kurugollu F. An FPGA based coprocessor for GLCM and haralick texture features and their application in prostate cancer classification. Analog Integr. Circ. Signal Process. 43 (2005) 205-215
    • (2005) Analog Integr. Circ. Signal Process. , vol.43 , pp. 205-215
    • Tahir, M.A.1    Bouridane, A.2    Kurugollu, F.3
  • 3
    • 0029273845 scopus 로고
    • An investigation of the textural characteristics associated with gray level cooccurrence matrix statistical parameters
    • Baraldi A., and Parmiggiani F. An investigation of the textural characteristics associated with gray level cooccurrence matrix statistical parameters. IEEE Trans. Geosci. Remote Sens. 33 2 (1995) 293-304
    • (1995) IEEE Trans. Geosci. Remote Sens. , vol.33 , Issue.2 , pp. 293-304
    • Baraldi, A.1    Parmiggiani, F.2
  • 6
    • 84889585025 scopus 로고    scopus 로고
    • D.K. Iakovidis, D.E. Maroulis, S.A. Karkanis, I.N. Flaounas, Color texture recognition in video sequences using wavelet covariance features and support vector machines, in: Proceedings of 29th EUROMICRO, September 2003, Antalya, Turkey, 2003, pp. 199-204.
  • 8
    • 0038974516 scopus 로고
    • Survey of field programmable logic devices
    • York T.A. Survey of field programmable logic devices. Microprocess. Microsyst. 17 7 (1993) 371-381
    • (1993) Microprocess. Microsyst. , vol.17 , Issue.7 , pp. 371-381
    • York, T.A.1
  • 9
    • 0024879988 scopus 로고    scopus 로고
    • M. Ba, D. Degrugillier, C. Berrou, Digital VLSI using parallel architecture for co-occurrence matrix determination, in: Proceedings of the International Conference on Acoustics, Speech, and Signal Processing, vol. 4, 1989, pp. 2556-2559.
  • 10
    • 0343348307 scopus 로고    scopus 로고
    • K. Heikkinen, P. Vuorimaa, Computation of two texture features in hardware, in: Proceedings of the Tenth International Conference on Image Analysis and Processing, September 1999, Venice, Italy, 1999, pp. 125-129.
  • 14
    • 33846913750 scopus 로고    scopus 로고
    • IA-32 Intel Architecture Optimization Reference Manual, Intel Corp., 2004.
  • 15
    • 33846925123 scopus 로고    scopus 로고
    • Athlon Processor x86 Code Optimization Guide, AMD Inc., 2002.
  • 16
    • 33846916988 scopus 로고    scopus 로고
    • Intel Pentium 4 Processor Optimization Reference Manual, Intel Corporation, 1999-2000.


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.