A 380 MHz direct digital synthesizer/mixer with hybrid CORDIC architecture in 0.25 μm CMOS

IEEE Journal of Solid-State Circuits

Volumn 42, Issue 1, 2007, Pages 151-160

  De Caro, Davide ^a,b   Petra, Nicola ^a,b   Strollo, Antonio Giuseppe Maria ^a,b  

^a IEEE   (Italy)

^b UNIVERSITY OF NAPLES FEDERICO II   (Italy)

Author keywords

Angle rotator; Carry save arithmetic; CORDIC algorithm; Digital downconverter; Digital mixer; Digital synthesizer; Digital tuner; Digital upconverter; Direct digital frequency synthesizer; Mixer; Modulator; Overflow prevention; Quadrature modulator; Rounding

Indexed keywords

ANGLE ROTATORS; CARRY SAVE ARITHMETIC; CORDIC ALGORITHM; DIGITAL DOWNCONVERTER; DIGITAL MIXERS; DIGITAL SYNTHESIZERS; DIGITAL TUNERS; DIGITAL UPCONVERTERS; DIRECT DIGITAL FREQUENCY SYNTHESIZERS; QUADRATURE MODULATORS;

ALGORITHMS; CMOS INTEGRATED CIRCUITS; DIGITAL ARITHMETIC; ELECTRIC POTENTIAL;

DIGITAL CIRCUITS;

EID: 33846242529     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2006.886527     Document Type: Article

References (35)

1. L. K. Tan and H. Samueli, "A 200 MHz direct digital synthesizer/mixer in 0.8 μm CMOS," IEEE J. Solid-State Circuits, vol. 30, no. 3, pp. 193-200, Mar. 1995.
2. B. G. Goldberg, Direct Digital Frequency Synthesis Demystified. Eagle Rock, VA: LLH Technology Publishing, 1999.
3. J. Vankka and K. Halonen, Direct Digital Synthesizers: Theory, Design and Applications. Norwell, MA: Kluwer Academic, 2001.
4. S. Nahm, K. Han, and W. Sung, "A CORDIC-based digital quadrature mixer: comparison with a ROM-based architecture," in Proc. IEEE ISCAS, 1998, pp. 385-388.
5. G. Gielis, R. Van de Plassche, and J. Van Valburg, "A 540 MHz 10-b polar to Cartesian converter," IEEE J. Solid-State Circuits, vol. 26, no. 11, pp. 1645-1650, Nov. 1991.
6. Y. Ahn, S. Nahm, and W. Sung, "VLSI design of a CORDIC-based derotator," in Proc. IEEE ISCAS, 1998, pp. 449-452.
7. J. E. Volder, "The CORDIC trigonometric computing technique," IRE Trans. Electron. Comput., vol. EC-8, no. 3, pp. 330-334, Sep. 1959.
8. A. Torosyan, D. Pu, and A. N. Wilson, "A 300 MHz direct digital synthesizer/mixer in 0.25 μm CMOS," IEEE J. Solid-State Circuits, vol. 38, no. 6, pp. 875-887, Jun. 2003.
9. D. Fu and A.N. Wilson, "A high-speed processor for digital sine/cosine generation and angle rotation," in Proc. 42nd Asilomar Conf. Signal, Systems and Computers, 1998, vol. 1, pp. 177-181.
10. Y. Song and B. Kim, "A quadrature digital synthesizer/mixer architecture using fine/coarse coordinate rotation to achieve 14-b input, 15-b output, and 100-dBc SFDR," IEEE J. Solid-State Circuits, vol. 39, no. 11, pp. 1853-1861, Nov. 2004.
11. F. Curticapean and J. Niittylahti, "An improved digital quadrature frequency down-converter architecture," in 35th Asilomar Conf. Signals, Systems and Computers, Nov. 2001, pp. 1318-1321.
12. D. De Caro, N. Petra, and A. G. M. Strollo, "A 380 MHz, 150 mW direct digital synthesizer/mixer in 0.25 μm CMOS," in IEEE ISSCC Dig. Tech. Papers, 2006, pp. 258-259.
13. H. T. Nicholas and H. Samueli, "An analysis of the output spectrum of direct digital frequency synthesizers in the presence of phase accumulator truncation," in Proc. 41st Annu. Frequency Control Symp., May 1987, pp. 495-502.
14. A. Torosyan and A. N. Willson, Jr., "Analysis of the output spectrum for direct digital frequency synthesizers in the presence of phase truncation and finite arithmetic precision," in Proc. 21th Symp. Image and Signal Processing and Analysis, 2001, pp. 458-463.
15. F. Curticapean and J. Niittylahti, "Exact analysis of spurious signals in direct digital frequency synthesizers due to phase truncation," Electron. Lett., vol. 39, no. 6, pp. 499-501, Mar. 2003.
16. J. Vankka, "Methods of mapping from phase to sine amplitude in direct digital synthesis," IEEE Trans. Ultrason. Ferroelectr. Freq. Contr., vol. 44, no. 2, pp. 526-534, Mar. 1997.
17. H. M. Ahmed, "Signal processing algorithms and architectures," Ph.D. dissertation, Dept. Electr. Eng., Stanford Univ., Stanford, CA, Dec. 1981.
18. _, "Efficient elementary function generation with multipliers," in Proc. 19th Symp. Computer Arithmetic, Sep. 1989, pp. 52-59.
19. T. G. Noll, "Carry-save arithmetic for high speed digital signal processing," in Proc. IEEE ISCAS, 1990, pp. 982-986.
20. N. Takagi, T. Asada, and S. Yajima, "Redundant CORDIC methods with a costant scale factor for sine and cosine computation," IEEE Trans. Comput., vol. 40, no. 9, pp. 989-995, Sep. 1991.
21. T. B. Juang, S. F. Hsiao, and M. Y. Tsai, " Para-CORDIC: parallel CORDIC rotation algorithm," IEEE Trans. Circuits Syst. I: Reg. Papers, vol. 51, no. 8, pp. 1515-1524, Aug. 2004.
22. S. Wang, V. Piuri, and E. E. Swartzlander, "Hybrid CORDIC algorithms," IEEE Trans. Comput., vol. 46, no. 11, pp. 1202-1207, Nov. 1997.
23. J. F. Ardekani, "M×N booth encoded multiplier generator using optimized Wallace trees," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 1, no. 2, pp. 120-125, Jun. 1993.
24. M. Nagamatsu, S. Tanaka, J. Mori, K. Hirano, T. Noguchi, and K. Hatanaka, "A 15-ns 32×32-b CMOS multiplier with an improved parallel structure," IEEE J. Solid-State Circuits, vol. 25, no. 2, pp. 494-497, Apr. 1990.
25. J. Mori, M. Nagamatsu, M. Hirano, S. Tanaka, M. Noda, Y. Toyoshima, K. Hashimoto, H. Hayashida, and K. Maeguchi, "A 10-ns 54×54-b parallel structured full array multiplier with 0.5-μm CMOS technology," IEEE J. Solid-State Circuits, vol. 26, no. 4, pp. 600-606, Apr. 1991.
26. G. Goto, T. Sato, M. Nakajima, and T. Sukemura, "A 54 × 54-b regularly structured tree multiplier," IEEE J. Solid-State Circuits, vol. 27, no. 9, pp. 1229-1236, Sep. 1992.
27. N. Ohkubo, M. Suzuki, T. Shinbo, T. Yamanaka, A. Shimizu, K. Sasaki, and Y. Nakagome, "A 4.4-ns CMOS 54 × 54-b multiplier using pass-transistor multiplexer," IEEE J. Solid-State Circuits, vol. 30, no. 3, pp. 251-257, Mar. 1995.
28. S. F. Hsiao, M. R. Jiang, and J. S. Yeh, "Design of high speed low-power 3-2 counter and 4-2 compressor for fast multipliers," Electron. Lett., vol. 34, no. 4, pp. 341-342, Feb. 1998.
29. D. Ghosh, S. K. Nandy, and K. Parthasarathy, "TWTXBB: a low latency, high throughput multiplier architecture using a new 4-2 compressor," in Proc. 7th Int. Conf. VLSI Design, Jan. 1994, pp. 77-82.
30. M. Suzuki, N. Ohkubo, T. Shinbo, T. Yamanaka, A. Shimizu, K. Sasaki, and Y. Nakagome, "A 1.5-ns 32-b CMOS ALU in double pass-transistor logic," IEEE J. Solid-State Circuits, vol. 28, no. 11, pp. 1145-1151, Nov. 1993.
31. B. Parhami, Computer Arithmetic: Algorithms and Hardware Designs. Oxford, U.K.: Oxford Univ. Press, 1999.
32. Y. H. Hu, "The quantization effects of the CORDIC algorithm," IEEE Trans. Signal Process., vol. 40, no. 4, pp. 834-844, Apr. 1992.
33. S. Y. Park and N. I. Cho, "Fixed-point error analysis of CORDIC processor based on the variance propagation formula," IEEE Trans. Circuits Syst. I: Reg. Papers, vol. 51, no. 3, pp. 573-584, Mar. 2004.
34. N. H. E. Weste and K. Eshragian, Principles of CMOS VLSI Design. Reading, MA: Addison-Wesley, Jan. 1993, 0201533766.
35. J. Proakis, Digital Communications, 4th ed. New York: McGraw-Hill, Aug. 2000.