Frequency-domain simulation of ring oscillators with a multiple-probe method

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 25, Issue 12, 2006, Pages 2833-2842

  Duan, Xiaochun ^a,b   Mayaram, Kartikeya ^a,c  

^a IEEE   (United States)

^b FREESCALE SEMICONDUCTOR INC   (United States)

^c OREGON STATE UNIVERSITY   (United States)

Author keywords

Frequency domain simulation; Harmonic balance (HB) method; Oscillator simulation; Periodic steady state analysis; Ring oscillators

Indexed keywords

FREQUENCY DOMAIN SIMULATION; HARMONIC BALANCE (HB) METHOD; OSCILLATOR SIMULATION; PERIODIC STEADY STATE ANALYSIS; RING OSCILLATORS;

COMPUTATIONAL METHODS; COMPUTER SIMULATION; FREQUENCY DOMAIN ANALYSIS; HARMONIC ANALYSIS; INTEGRATED CIRCUITS;

OSCILLATORS (ELECTRONIC);

EID: 33845606812     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2006.882586     Document Type: Article

References (16)

1. K. S. Kundert, J. K. White, and A. Sangiovanni-Vincentelli, Steady-State Methods for Simulating Analog and Microwave Circuits. Norwell, MA: Kluwer, 1990.
2. D. Long, R. C. Melville, K. Ashby, and B. Horton, "Full-chip harmonic balance," in Proc. Custom Integr. Circuits Conf., May 1997, pp. 379-382.
3. O. J. Nastov, "Spectral methods for circuit analysis," Ph.D. dissertation, Massachusetts Inst. Technol., Cambridge, MA, Feb. 1999.
4. E. Ngoya, A. Suarez, R. Sommet, and R. Quere, "Steady state analysis of free or forced oscillators by harmonic balance and stability investigation of periodic and quasi-periodic regimes," Int. J. Microw. Millim.-Wave Comput.-Aided Eng., vol. 5, no. 3, pp. 210-233, Mar. 1995.
5. M. Gourary, S. Ulyanov, M. Zharov, S. Rusakov, K. K. Gullapalli, and B. J. Mulvaney, "Simulation of high-Q oscillators," in Proc. IEEE Int. Conf. Comput.-Aided Dea., Nov. 1998, pp. 162-169.
6. _, "A robust and efficient oscillator analysis technique using harmonic balance," Comput. Methods Appl. Mech. Eng., vol. 181, no. 4, pp. 451-466, Jan. 2000.
7. X. Duan and K. Mayaram, "Frequency domain simulation of high-Q oscillators with homotopy methods," in Proc. IEEE Int. Conf. Comput.-Aided Des., Nov. 2004, pp. 683-686.
8. _, "An efficient and robust method for ring oscillator simulation using the harmonic balance method," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 24, no. 8, pp. 1225-1233, Aug. 2005.
9. Advanced Design System Documentation. Palo Alto, CA: Agilent Technology, 2004.
10. K. D. Boianapally, T. Mei, and J. Roychowdhury, "A multi-harmonic probe technique for computing oscillator steady states," in Proc. IEEE Int. Conf. Comput.-Aided Des., Nov. 2005, pp. 609-612.
11. R. Fre, R. Freund, G. H. Golub, and N. M. Nachtigal, "Iterative solution of linear systems," Acta Numer., vol. 1, pp. 57-100, 1992.
12. R. J. Betancourt-Zamora and T. H. Lee, "Low phase noise CMOS ring oscillator VCOs for frequency synthesis," in Proc. 2nd Int. Workshop Des. Mixed-Mode Integr. Circuits, Jul. 1998, pp. 37-40.
13. J. Lee and B. Kim, "A low-noise fast-lock phase-looked loop with adaptive bandwidth control," IEEE J. Solid-State Circuits, vol. 35, no. 8, pp. 1137-1145, Aug. 2000.
14. J. Maneatis and M. Horowitz, "Precise delay generation using coupled oscillators," IEEE J. Solid-State Circuits, vol. 28, no. 12, pp. 1273-1282, Dec. 1993.
15. M. Horowitz, A. Chan, J. Cobrunson, T. Lee, W. Leung, W. Richardson, T. Thrush, and Y. Fujii, "PLL design for a 500 MB/s interface," in Proc. IEEE Int. Conf. Solid-State Circuits, Feb. 1993, pp. 160-161.
16. R. Prasun, "A 0.6-1.2 V low-power configurable PLL architecture for 6 GHz-300 MHz applications in a 90 nm CMOS process," in Proc. Symp. VLSI Circuits, Jun. 2004, pp. 232-235.