Efficient direct boundary element method for resistance extraction of substrate with arbitrary doping profile

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 25, Issue 12, 2006, Pages 3035-3042

  Wang, Xiren ^a   Yu, Wenjian ^a   Wang, Zeyi ^a  

^a TSINGHUA UNIVERSITY   (China)

Author keywords

Direct boundary element methods (DBEMs); Efficient extraction of resistance; Substrates with arbitrary doping profiles

Indexed keywords

BOUNDARY ELEMENT METHOD; COUPLED CIRCUITS; LINEAR EQUATIONS; PROBLEM SOLVING; VLSI CIRCUITS;

DIRECT BOUNDARY ELEMENT METHODS (DBEM); MATRIX REDUCTION; QUASI MULTIPLE MEDIUMS;

DOPING (ADDITIVES);

EID: 33845605119     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2006.882487     Document Type: Article

References (21)

1. R. Gharpureys and E. Charbon, "Substrate coupling: Modeling, simulation and design perspectives," in Proc. 5th Int. Symp. Quality Electron. Des., Mar. 2004, pp. 283-290.
2. J. P. Costa, M. Chou, and L. M. Silveira, "Efficient techniques for accurate modeling and simulation of substrate coupling in mixed-signal IC's," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 18, no. 5, pp. 597-607, May 1999.
3. T. Smedes, N. P. van der Meijs, and A. J. van Oenderen, "Extraction of circuit models for substrate cross-talks," in Proc. ACM/IEEE Int. Conf. Comput.-Aided Des., Nov. 1995, pp. 199-206.
4. N. Masoumi, M. I. Elmasry, and S. Safavi-Naeini, "Fast and efficient parametric modeling of contact-to-substrate coupling," IEEE Trans. Comput.Aided Design Integr. Circuits Syst., vol. 19, no. 11, pp. 1282-1292, Nov. 2000.
5. N. K. Verghese and D. J. Allstot, "Rapid simulation of substrate coupling effects in mixed-mode ICs," in Proc. IEEE Custom Integr. Circuits Conf, May 1993, pp. 18.3.1-18.3.4.
6. R. Ghapurey and R. G. Meyer, "Analysis and simulation of substrate coupling in integrated circuits," Int. J. Circuit Theory Appl., vol. 23, no. 4, pp. 381-394, Jul./Aug. 1995.
7. A. M. Niknejad, R. Gharpurey, and R. G. Meyer, "Numerically stable Green function for modeling and analysis of substrate coupling in integrated circuits," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 17, no. 4, pp. 305-315, Apr. 1998.
8. C. Xu, T. Fiez, and K. Mayaram, "On the numerical stability of Greens function for substrate coupling in integrated circuits," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 24, no. 4, pp. 653-658, Apr. 2005.
9. R. Gharpurey, "Modeling and analysis of substrate coupling in integrated circuits," Ph.D. dissertation, Univ. California, Berkeley, CA, 1995.
10. N. Masoumi, M. I. Elmasry, S. Safavi-Naeini, and H. Hadi, "A novel analytical model for evaluation of substrate crosstalk in VLSI circuits," in Proc. 1st IEEE Int. Workshop Electron. Des., Test and Appl., Jan. 2002, pp. 355-359.
11. E. Schrik and N. R. van der Meijs, "Combined BEM/FEM substrate resistance modeling," in Proc. IEEE/ACM Des. Autom. Conf., Jun. 2002, pp. 771-776.
12. S. Donnay and G. Gielen, Substrate Noise Coupling in Mixed-Signal ASICs. Boston, MA: Kluwer, 2003.
13. S. Ardalan and M. Sachdev, "An overview of substrate noise reduction techniques," in Proc. 5th Int. Symp. Quality Electron. Des., Mar. 2004, pp. 291-296.
14. C. A. Brebbia, The Boundary Element Method for Engineers. London, U.K.: Pentech, 1978.
15. W. Yu, Z. Wang, and J. Gu, "Fast capacitance extraction of actual 3-D VLSI interconnects using quasi-multiple medium accelerated BEM," IEEE Trans. Microw. Theory Tech., vol. 51, no. 1, pp. 109-199, Jan. 2003.
16. X. Wang, D. Liu, W. Yu, and Z. Wang, "Improved boundary element method for fast 3-D interconnect resistance extraction," IEICE Trans. Electron., vol. e88-c, no. 2, pp. 232-240, Feb. 2005.
17. Synopsys Corp., Raphael Reference Manual, 2000.
18. Z. Wang and Q. Wu, "A two-dimensional resistance simulator using the boundary element method," IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 11, no. 4, pp. 497-504, Apr. 1992.
19. W. Yu and Z. Wang, "Enhanced QMM-BEM solver for three-dimensional multiple-dielectric capacitance extraction within the finite domain," IEEE Trans. Microw. Theory Tech., vol. 52, no. 2, pp. 560-566, Feb. 2004.
20. W. Yu, Z. Wang, and X. Hong, "Preconditioned multi-zone boundary element analysis for fast 3-D electric simulation," Eng, Anal. Bound. Elem., vol. 28, no. 9, pp. 1035-1044, Sep. 2004.
21. D. K. Su, M. J. Loinaz, S. Masui, and B. A. Wooley, "Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits," IEEE J. Solid-State Circuits, vol. 28, no. 4, pp. 420-430, May 1993.