Enhanced QMM-Bem Solver for Three-Dimensional Multiple-Dielectric Capacitance Extraction Within the Finite Domain

IEEE Transactions on Microwave Theory and Techniques

Volumn 52, Issue 2, 2004, Pages 560-566

  Yu, Wenjian ^a   Wang, Zeyi ^a  

^a TSINGHUA UNIVERSITY   (China)

Author keywords

Capacitance extraction; Direct boundary element method (BEM); Finite domain; Multiple dielectrics; Preconditioning; Quasi multiple medium (QMM) method

Indexed keywords

ALGORITHMS; BOUNDARY ELEMENT METHOD; CAPACITANCE; COMPUTATIONAL METHODS; DIELECTRIC MATERIALS; FOURIER TRANSFORMS; GREEN'S FUNCTION; MULTILAYERS; OPTICAL INTERCONNECTS;

CAPACITANCE EXTRACTION; DIRECT BOUNDARY ELEMENT METHOD (BEM); FINITE DOMAIN (FD); MULTIPLE DIELECTRICS; PRECONDITIONING; QUASI-MULTIPLE MEDIUM (QMM) METHOD;

VLSI CIRCUITS;

EID: 1342308067     PISSN: 00189480     EISSN: None     Source Type: Journal    
DOI: 10.1109/TMTT.2003.821930     Document Type: Article

References (15)

1. K. Nabors and J. K. White, "Multipole-accelerated capacitance extraction algorithms for 3-D structures with multiple dielectrics," IEEE Trans. Circuits Syst. I, vol. 39, pp. 946-954, Nov. 1992.
2. W. Shi, J. Liu, N. Kakani, and T. Yu, "A fast hierarchical algorithm for three-dimensional capacitance extraction," IEEE Trans. Computer-Aided Design, vol. 21, pp. 330-336, Mar. 2002.
3. C. Wei et al., "Multiconductor transmission lines in multilayered dielectric media," IEEE Trans. Microwave Theory Tech., vol. MTT-32, pp. 439-450, Apr. 1984.
4. C. A. Brebbia, The Boundary Element Method for Engineers. London: Pentech Press, 1978.
5. S. Fukuda, N. Shigyo, K. Kato, and S. Nakamura, "A ULSI2-D capacitance simulator for complex structures based on actual processes," IEEE Trans. Computer-Aided Design, vol. 9, pp. 39-47, Jan. 1990.
6. Y. Yuan and P. Banerjee, "Comparative study of parallel algorithms for 3-D capacitance extraction on distributed memory multiprocessors," in Proc. IEEE Int. Conf. Computer Design, Sept. 2000, pp. 133-138.
7. W. Yu, Z. Wang, and J. Gu, "Fast capacitance extraction of actual 3-D VLSI interconnects using quasi-multiple medium accelerated BEM," IEEE Trans. Microwave Theory Tech., vol. 51, pp. 109-119, Jan. 2003.
8. W. Hong et al., "A novel dimension-reduction technique for the capacitance extraction of 3-D VLSI interconnects," IEEE Trans. Microwave Theory Tech., vol. 46, pp. 1037-1043, Aug. 1998.
9. Z. Zhu, H. Ji, and W. Hong, "An efficient algorithm for the parameter extraction of 3-D interconnect structures in the VLSI circuits: Domain-decomposition method," IEEE Trans. Microwave Theory Tech., vol. 45, pp. 1179-1184, Aug. 1997.
10. E. A. Dengi and R. A. Rohrer, "Boundary element method macromodels for 2-D hierarchical capacitance extraction," in Proc. ACM/IEEE Design Automation Conf., 1998, pp. 218-223.
11. Y. Saad and M. H. Schultz, "OMRES: A generalized minimal residual algorithm for solving nonsymmetric linear systems," SIAM J. Sci. Stat. Comput., vol. 7, pp. 856-869, 1986.
12. S. A. Vavasis, "Preconditioning for boundary integral equations," SIAM J. Matrix Anal. Appl. vol. 13, no. 3, pp. 905-925, 1992.
13. K. Nabors, S. Kim, J. White, and S. Senturia, FastCap User's Guide. Cambridge, MA: MIT Press, 1992.
14. M. Bachtold, J. G. Korvink, and H. Baltes, "Enhanced multipole acceleration technique for the solution of large poisson computations," IEEE Trans. Computer-Aided Design, vol. 15, pp. 1541-1546, Dec. 1996.
15. J. R. Phillips and J. K. White, "A precorrected-FFT method for electrostatic analysis of complicated 3-D structures," IEEE Trans. Computer-Aided Design, vol. 16, pp. 1059-1072, Oct. 1997.