ESPACENET: A framework of evolvable and reconfigurable sensor networks for aerospace-based monitoring and diagnostics

Proceedings - First NASA/ESA Conference on Adaptive Hardware and Systems, AHS 2006

Volumn 2006, Issue , 2006, Pages 323-329

  Arslan, T ^a   Haridas, N ^a   Yang, E ^a   Erdogan, A T ^a   Barton, N ^a   Walton, A J ^a   Thompson, J S ^a   Stoica, A ^a,b   Vladimirova, T ^c   McDonald Maier, K D ^d   Howells, W G J ^e  

^a UNIVERSITY OF EDINBURGH   (United Kingdom)

^b CALIFORNIA INSTITUTE OF TECHNOLOGY   (United States)

^c UNIVERSITY OF SURREY   (United Kingdom)

^d UNIVERSITY OF ESSEX   (United Kingdom)

^e UNIVERSITY OF KENT   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; DIAGNOSIS; EMBEDDED SYSTEMS; INTELLIGENT NETWORKS; MICROELECTROMECHANICAL DEVICES; PROGRAM DIAGNOSTICS; SENSORS;

AD HOC NETWORKING; INTELLIGENT EMBEDDED NETWORKS; RECONFIGURABLE PICONODES; SPACE WIRELESS SENSOR NETWORKS;

AEROSPACE APPLICATIONS;

EID: 33845583468     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/AHS.2006.34     Document Type: Conference Paper

References (15)

1. Berkeley Wireless Research Centre, "Pico Radio", http://bwrc.eecs.berkeley.edu/Research/Pico_Radio/, 2006.
2. CubeSat Lab, "CubeSat", http://littonlab.atl.calpoly.edu/, California Polytechnic State University, 2006.
3. A.T. Erdogan, M. Hasan, T. Arslan, "Algorithmic low power FIR cores", IEE Proceedings - Circuits, Devices and Systems, Vol. 150, No. 3, June 2003, pp. 155-160.
4. Y. Zhao, A. T. Erdogan, and T. Arslan, "A Novel Low-Power Reconfigurable FFT Processor", IEEE International Symposium on Circuits and Systems (ISCAS 2005), pp. 41-44, Vol. 1, Kobe, Japan, May 23-26, 2005.
5. Zahid Khan, Tughrul Arslan, Ahmet T. Erdogan, "A Dual Low Power and Crosstalk Immune Encoding Scheme for System-on-chip Buses", 14th International Workshop on Power and Timing Modelling, Optimization and Simulation, PATMOS 2004, Santorini, Greece, Sep 15-17, 2004. Published in Lecture Notes in Computer Science (LNCS 3254) series (Eds. E. Macii, V. Paliouras, and O. Koufopavlou) pp. 585-592, Published by Springer, Berlin 2004.
6. Y. Gang, T. Arslan, A. T. Erdogan, "An Efficient Reformulation based VLSI Architecture for Adaptive Viterbi Decoding in Wireless Applications", IEEE Workshop on Signal Processing Systems (SIPS'04), pp. 206-210, Austin, Texas, USA, October 13-15, 2004.
7. C.H. Wang, A.T. Erdogan, and T. Arslan, "High Throughput and Low Power FIR Filtering IP Cores", IEEE International SOC Conference (SOCC 2004), pp. 127-130, Santa Clara, California, September 12-15, 2004.
8. B.I. Hounsell and T. Arslan, "A Novel Genetic Algorithm for the Automated Design of Performance Driven Digital Circuits", Proceedings of the 2000 Congress on Evolutionary Computation (CEC-2000),16-19 July 2000, La Jolla, CA, USA, vol. 1, pp. 601-608.
9. M. Hasan, T. Arslan and J. S. Thompson, "A Low Power Architecture for a MC-CDMA Receiver", IETE Journal of Research, Vol. 51, No. 6, pp. 459-467, November-December 2005.
10. EyasSat, "The EyasSat Educational Satellite System", http://eyassat.com/tiki/tiki-index.php, Colorado Satellites Services, 2006.
11. T.Vladimirova, M.N.Sweeting. System-on-a-Chip Development for Small Satellite On-Board Data Handling -Journal of Aerospace Computing, Information, and Communication, vol. 1, n 1, pp. 36-43, January 2004, AIAA
12. K. Sidibeh and T. Vladimirova. IEEE 802.11 Optimisation Techniques for Inter-Satellite Links in LEO Networks - Proceedings of the 8th International Conference on Advanced Communication Technology, ICACT'06, "Towards the Era of Ubiquitous Networks and Societies", 20-22 February 2006, Phoenix Park, Korea.
13. Surrey Missions: DMC Disaster Monitoring Constellation, SSTL Datasheet, http://centaur.sstl.co.uk/datasheets/Mission_ DMC. pdf
14. T. Vladimirova, X.Wu, K.Sidibeh, D.Barnhart. Picosatellite Constellations for Remote Sensing in LEO - submitted to the AHS'06 Conference, 2006.
15. A.B.T.Hopkins and K.D.McDonald-Maier, "Debug Support Strategy for Systems-on-Chips with Multiple Processor Cores" IEEE Trans. Comp., vol 55, no. 2, pp. 174-184, Feb. 2006.