An efficient reformulation based VLSI architecture for Adaptive viterbi Decoding in wireless applications

IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation

Volumn , Issue , 2004, Pages 206-210

  Gang, Yao ^a   Arslan, Tughrul ^a   Erdogan, Ahmet ^a  

^a UNIVERSITY OF EDINBURGH   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTATIONAL COMPLEXITY; COMPUTER HARDWARE; DECODING; FIELD PROGRAMMABLE GATE ARRAYS; STORAGE ALLOCATION (COMPUTER); TABLE LOOKUP; VLSI CIRCUITS;

ADAPTIVE VITERBI DECODING; ADD COMPARE SELECT (ACS); HARDWARE COMPLEXITY; PATH METRIC MEMORY UNIT (PMU);

WIRELESS TELECOMMUNICATION SYSTEMS;

EID: 17044437058     PISSN: 15206130     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (7)

1. A.J.Viterbi, "Convolutional codes and their performance in communication systems," IEEE Transaction on Communications, vol. COM-19, pp. 751 to 771, October 1971.
2. Jan.M.Rabaey, "Wireless beyond the third generatioin - facing the energy challenge," in ISLPED Proceedings of the International Symposium on Low Power Electronics and Design, August 2001, p. 1 to 3.
3. Pravin Bhagwat, Charschik Bisdikian, Ibrahim Korpeoglu, Arvind Krishna, and Mahmoud Naghshineh, "System design issues for low-power, low-cost short range wireless networking," in IEEE International Conference on Personal Wireless Communications (ICPWC'99), February 1999.
4. Francois Chan and David Haccoun, "Adaptive viterbi decoding of convolution codes over memoryless channels," IEEE Transaction on Communications, vol. 45, pp. 1389 to 1400, November 1997.
5. Russell Tessier Sriram Swaminathan and Dennis Goeckel, "A dynamically reconfigurable adaptive viterbi decoder," in FPGA'02, International Symposium on Field Programmable Gate Arrays Archive Proceedings of the 2002, February 2002, p. 227 to 236.
6. A.PHekstra, "An alternative to metric rescaling in viterbi decoders," IEEE Transaction on Communications, vol. 37, pp. 1220 to 1222, November 1989.
7. Peter J.Black and Teresa H.Meng, "A 140-mb/s 32-state,radix-4 viterbi decoder," IEEE Journal Of Solid-State Circuits, vol. 27, pp. 1877 to 1885, December 1992.