A technology mapping algorithm for PAL-based devices using multi-output function graphs

Conference Proceedings of the EUROMICRO

Volumn 1, Issue , 2000, Pages 146-153

  Kania, Dariusz ^a  

^a SILESIAN UNIVERSITY OF TECHNOLOGY   (Poland)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARK CIRCUIT; COMPLEX PROGRAMMABLE LOGIC DEVICE; LOGIC BLOCKS; MULTI-OUTPUT FUNCTIONS; MULTIPLE-OUTPUT FUNCTION; PRODUCT TERM; TECHNOLOGY MAPPING; TECHNOLOGY MAPPING ALGORITHMS;

CONFORMAL MAPPING;

LOGIC DEVICES;

EID: 33845319900     PISSN: 10896503     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EURMIC.2000.874627     Document Type: Conference Paper

References (21)

1. P. Abouzeid, B. Babba, M. Crastes and G. Saucier, "Input-Driven Partitioning Methods and Application to Synthesis on Table-Lookup-based FPGAs", IEEE Trans on CAD, 12, No. 7, pp. 9 13-925, 1993
2. AMD, Altera, Lattice, Xilinx Data Book
3. R. L. Ashenhurst, 'The decomposition of switching functions", Proceedings of an International Symposium on the Theory of Switching, April 1957
4. B. Babba, M. Crastes and G. Saucier, "Input driven synthesis on PLDs and PGAs", The European Conference on Design Automation, Brussels, 1992, pp. 48-52
5. M. Bolton, Digital Systems Design with Programmable Logic, Addison-Wesley Publishing Company, 1990, p. 133-140
6. R. K. Brayton, G. D. Hachtel, C. McMullen, and A. L. Sangiovanni- Vincentelli, Logic Minimization Algorithms for VLSI Synthesis, Kluwer Academic Publishers, Boston 1984
7. S. D. Brown, R. J. Francis, J. Rose, Z. G. Vranesic, Field Programmable Gate Arrays, Kluwer Academic Publishers, BostodLondodDotdrecht, 1993, p. 45-86
8. S. Chang, M. Marek-Sadowska and T. Hwang, "Technology Mapping for TLU FPGA's Based on Decomposition of Binary Decision Diagrams", IEEE Transactions on Computer-Aided Design, 15( lo), pp. 1226-1235, October 1996
9. M. J. Ciesielski and S. Yang, PLADE, "A two-stage PLA decomposition ", IEEE Transactions on Computer-Aided Design, 1 1 (8), 943-954, August 1992
10. H. A. Curtis, The Design of switching Circuits, D. van Nostrand Company, Inc., Princeton, New Jersey, Toronto, New York, 1962
11. L. Joiwiak, "General decomposition and its use in digital circuit synthesis", VLSI Design, 3(3-4), 1995, pp. 225-248
12. D. Kania, "Two-level synthesis on PALS", Electronics Letters, Vol. 35, No. 11, pp. 879-880, May, 1999
13. D. Kania, "Two-level logic synthesis on PAL-based CPLD and FPGA using decomposition", Euromicro, Milan, Vol. 1, pp. 278-28 1, 1999
14. M. Nowicka, T. Luba and H. Selvaraj, "Multilevel Decomposition Strategies in Decomposition-Based Algorithms and Tools", International Workshop on Logic and Architecture Synthesis, Grenoble, pp. 129-136, 1997
15. Y. Lai, K. R. Pan and M. Pedram, "OBDD-Based Function Decomposition: Algorithms and Implementation ", IEEE Transactions on Computer-Aided Design, 15(8), pp. 977-990, August 1996
16. Y. Lai, M. Pedram and S. Vrudhula, "EVBDD-Based Algotithms for Integer Linear Programming, Spectral Transformation, and Function Decomposition ", IEEE Transactions on Computer-Aided Design, 1 3(8), pp. 959-975, August 1994
17. G. de Micheli, Synthesis and optimization of digital circuits, McGraw-Hill International Editors, USA 1994
18. G. Saucier, P. Sicard and L. Bouchet, "Multi-level synthesis on PAL'S", Proc. European Design Automation Conference, Glasgow, March 1990, pp. 542-546
19. T. Sasao, "FPGA Design by Generalized Functional Decomposition in Logic Synthesis and Optimization", Kluwer Academic Publishers, BostodLondodDotdrecht, 1993
20. K. Sharma, Programmable Logic Handbook, PLDs, CPLDs, & FPGAs, McGraw-Hill, 1998
21. W. Wan and M. A. Perkowski, "A new Approach to the Decomposition of Incompletely Specified Multi-Output Functions Based on Graph Coloring and Local Transformations and Its Applications to F'PGA Mapping", Proc. of EDAC'92, pp. 230-235, 1992