A proof of correctness for the construction of property monitors

Proceedings - IEEE International High-Level Design Validation and Test Workshop, HLDVT

Volumn 2005, Issue , 2005, Pages 237-244

  Morin Allory, Katell ^a   Borrione, Dominique ^a  

^a TIMA LABORATORY   (France)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER HARDWARE; COMPUTER SOFTWARE; DIGITAL COMMUNICATION SYSTEMS; DIGITAL LIBRARIES; QUERY LANGUAGES;

DIGITAL COMPONENTS; SOFTWARE EMBEDDED SYSTEMS; TEMPORAL PROPERTIES;

EMBEDDED SYSTEMS;

EID: 33751419925     PISSN: 15526674     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/HLDVT.2005.1568843     Document Type: Conference Paper

References (15)

1. H. Foster, A. Krolnik, and D. Lacey, Assertion-Based Design. Kluwer Academic Publishers, June 2003, no. ISBN 1402074980.
2. A. K. B. Cohen, S. Venkataramanan, Using PSL/Sugar for Formal and Dynamic Verification, 2nd ed. VhdlCohen Publishing, 2004.
3. Accellera, "Property specification language reference manual," version 1.01, April 25, 2003.
4. D. Borrione, M. Liu, P. Ostier, and L. Fesquet, "PSL-based online monitoring of digital systems," in Forum on specification & Design Languages (FDL'05), Sep 2005.
5. Formal Methods Group, "Guide to sugar formal specification language," IBM Haifa Research Laboratory, Nov 2000, version 1.3.1.
6. M. Gordon, J. Hurd, and K. Slind, "Executing the formal semantics of the Accellera Property Specification Language by mechanised theorem proving," in Correct Hardware Design and Verification Methods (CHARME'03), D. Geist and E. Tronci, Eds., vol. 2860. LNCS, Springer, Oct 2003.
7. K. Claessen and J. Mårtensson, "An Operational Semantics for Weak PSL," in Formal Methods in Computer-Aided Design (FMCAD'04), A. J. Hu and A. K. Martin, Eds., vol. 3312. LNCS, Springer, Nov. 2004.
8. Property Specification Language Reference Manual, Version 1.1, Accellera, June 2004.
9. E. Gascard, "From sequential extended regular expressions to deterministic finite automata," TIMA, Tech. Rep., July 2005, http://tima.imag.fr/publications/files/rr/ser_227.pdf.
10. N. Shankar, S. Owre, J. Rushby, and D. Stringer-Calvert, PVS Prover Guide, Computer Science Laboratory, SRI International, Menlo Park, CA, Dec. 2001.
11. D. Toma, D. Borrione, and G. AI Sammane, "Combining several paradigms for circuit validation and verification," in CASSIS 2004, vol. 3362. LNCS, Springer, 2005, pp. 229-249.
12. G. AI Sammane, "Simulation symbolique des circuits dcrits au niveau algorithmique," Ph.D. dissertation, Université Joseph Fourier, 2005.
13. Accellera, Appendix B of Property Specification Language Reference Manual, Version 1.1, June 2004, pp. 109-119.
14. K. Morin-Allory and D. Cachera, "Proving parameterized systems: the use of pseudo-pipelines in polyhedral logic," in Charme 2005, no. Oct. LNCS, Springer, 2005.
15. D. Cachera and K. Morin-Allory, "Proving parameterized systems: the use of a widening operator and pseudo-pipelines in polyhedral logic," TIMA, Tech. Rep., Apr. 2005, http://tima.imag.fr/publications/files/rr/pps_222.pdf.