Combining several paradigms for circuit validation and verification

Lecture Notes in Computer Science

Volumn 3362, Issue , 2005, Pages 229-249

  Toma, Diana ^a   Borrione, Dominique ^a   Al Sammane, Ghiath ^a  

^a TIMA LABORATORY   (France)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; CRYPTOGRAPHY; SPECIFICATIONS; TRANSFER FUNCTIONS;

COMPONENT SPECIFICATION; FUNCTIONAL BEHAVIOR; SHA-1 CRYPTOGRAPHIC CIRCUIT; VHDL;

THEOREM PROVING;

EID: 24144471794     PISSN: 03029743     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1007/978-3-540-30569-9_12     Document Type: Conference Paper

References (20)

1. National Institute of Standards and Technology: "Secure Hash Standard", Federal Information Processing Standards Publication 180-2, 2002.
2. D. Toma, D. Borrione: "SHA Formalization", Proc. ACL2 Workshop, Boulder, USA, 13-14 July 2003.
3. IEEE CS: 1076.6-1999 IEEE Standard for VHDL Register Transfer Level (RTL) Synthesis, New York. March 2000.
4. M. Kaufmann, P. Manolios, and J S. Moore: Computer-Aided reasoning: ACL2 An approach.(Vol.1) and ACL2 Case Studies (Vol.2), Kluwer Academic Press, 2000.
5. W. Roesner: "What Is Beyond The RTL Horizon for Microprocessor and System Design?", Keynote, CHARME'03, L'Aquila, Italy, 21-24 October 2003.
6. O. Coudert, C. Berthet, J.C. Madre: "Verification of synchronous sequential machines based on symbolic execution", in Automatic Verification Methods for Finite State Systems, Lecture Notes in Computer Science No407, Springer, pp.365-373.
7. J.R. Burch, E.M. Clarke, K.L. McMillan, D.L. Dill: "Sequential circuits verification using symbolic model checking", Proc. 27th Design Automation Conf., IEEE CS Press, 1990.
8. D. Déharbe: "Vérification formelle de propriétés temporelles: étude et application au langage VHDL", PhD, Université Josph Fourier, Grenoble, 15 nov. 1996 (in French).
9. C. Delgado Kloos, P. T. Breuer, ed: "Formal Semantics for VHDL", International Series in Engineering and Computer Science, No307, Kluwer, 1995.
10. W. Damm, B. Josko, R. Schlor: "Specification and Verification of VHDL-based System-level Hardware Designs", in E. Berger ed. Specification and validation methods for programming languages and systems, Oxford University Press, 1995, pp. 331-410.
11. D. Gajski, L. Ramachandran: "Introduction to High-level Synthesis", IEEE Design and Test of Computers, Vol. Winter, 1994, pp. 44-54.
12. D. Borrione, J. Dushina, L. Pierre: "A Compositional Model for the Functional Verification of High-level Synthesis Results", IEEE. Trans. on VLSI, Vol8, No5, Oct. 2000, pp. 526-530.
13. J. Darringer. "Application of Program Verification Techniques to Hardware Verification". In Proc. IEEE-ACM Design Automation Conference, pp. 375-381, 1979.
14. R. E. Bryant and C. J. H. Seger. "Formal Verifcation by Symbolic Evaluation of Partially-ordered Trajectories". Formal Methods in System Design, 6(2):pp. 147-189, March 1995.
15. J. Yang and C.I. Seger. "Generalized Symbolic Trajectory Evaluation Abstraction in Action". Proc. FMCAD, Portland, USA, Nov 2002. Springer LNCS 2517, pp. 70-87.
16. D. Greve. "Symbolic Simulation of the JEM1 Microprocessor". Proc. FMCAD'98, Palo Alto, CA, 1998. Springer LNCS 1522, pp. 321-333.
17. M. Wilding, D. Greve, and D. Hardin. "Efficient Simulation of Formal Processor Models". Formal Methods in System Design 2001.
18. J. S. Moore. "Symbolic Simulation: An ACL2 Approach." Proc. FMCAD'98, Palo Alto, CA, 1998. Springer LNCS 1522, pp. 334-350.
19. P. Georgelin: "Vérification formelle de systémes digitaux synchrones, basée sur la simulation symbolique". PhD Univ. Joseph Fourier, Grenoble, France, 2001 (in French).
20. G. Al Sammane, D. Borrione: "Formai Validation of High Level Specification of Data-path Digital Circuits by Symbolic Simulation" Proc. DDECS'03, Poznan, Poland, April 2003.