Study on capacitor voltage balance for multi-level inverter based on a fast SVM algorithm

Zhongguo Dianji Gongcheng Xuebao/Proceedings of the Chinese Society of Electrical Engineering

Volumn 26, Issue 18, 2006, Pages 71-76

  Zhang, Yong Chang ^a   Zhao, Zheng Ming ^a  

^a TSINGHUA UNIVERSITY   (China)

Author keywords

Capacitor voltage balance; Multi level inverter; Power electronics; Redundant vectors; Space vector modulation

Indexed keywords

CAPACITORS; COMPUTER SIMULATION; DIODES; MODULATION; POWER ELECTRONICS; SWITCHES; TABLE LOOKUP; VECTORS;

CAPACITOR VOLTAGE BALANCE; MULTI LEVEL INVERTER; POWER FACTORS; REDUNDANT VECTORS; SPACE VECTOR MODULATION; SWITCH DEVICES;

ELECTRIC INVERTERS;

EID: 33751415974     PISSN: 02588013     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (15)

1. Nabae A, Takahashi I, Akagi H. A new neutral-point-clamped PWM Inverter[J]. IEEE Trans. on Industry Application, 1981, 17(5): 518-523.
2. Tulbert L M, Peng F Z. Multilevel converters for large electric drives[J]. IEEE Trans. on Ind. Appl., 1999, 35(1): 36-42.
3. Peng F Z, Lai J S, Mckeever J W, et al. A multilevel voltage-source inverter with separate dc sources for static var generation[J]. IEEE Trans on Ind. Appl, 1996, 32(5): 1130-1138.
4. Sinha G, Lipo T A. A four-level inverter based drive with a passive front end[J]. IEEE Trans. on Power Electronics, 2000, 15(2): 285-289.
5. Yao Wenxi, Lu Zhengyu, Fei Wanmin, et al. A new three-level neutral point potential hysteresis-band control[J]. Proceedings of the CSEE, 2005, 25(7): 92-93(in Chinese).
6. Seo J H, Choi C H, Hyun D S. A new simplified space-vector PWM method for three-level inverters[J]. IEEE Trans. on P. E. 2001, 16(4): 545-549.
7. Yo-Han Lee, Bum-Seok Suh, Dong-Seok Hyun. A novel PWM scheme for a three-level voltage source inverter with GTO thyristors[J]. IEEE Trans. on Ind. Appl., 1996, 32(2): 260-268.
8. Weng Haiqing, Sun Xudong, Liu Congwei, et al. Improvement on dc-voltage balance control method of three-level inverter[J]. Proceedings of the CSEE, 2002, 22(9): 114-118(in Chinese).
9. Celanovic N, Boroyevich D. A comprehensive study of neutral-point voltage balancing problem in three-level neutral-point-clamped voltage source PWM inverters[J]. IEEE Trans. on Power Electronics, 2000, 15(3): 242-249.
10. Jin Shun, Zhong Yanru, Ming Zhengfeng, et al. A three-level pwm method of neutral-point balancing and narrow-pulse elimination[J]. Proceedings of the CSEE, 2003, 23(10): 114-118(in Chinese).
11. Josep Pou, Rafael Pindado, Dushan Boroyevich. Voltage-balance limits in four-level diode-clamped converters with passive front Ends[J]. IEEE Trans. on Industry Electronics, 2005, 52(1): 192-195.
12. Sergio B M, Josep B, Dushan B, et al. The nearest three virtual space vector pwm-a modulation for the comprehensive neutral-point balancing in the three-level npc inverter[J]. IEEE Power Electronics Letters, 2004, 2(1): 12-14.
13. Wang Guangzhu. Mechanism of dc bus voltage unbalance in diode-clamped multilevel inverter[J]. Proceedings of the CSEE, 2002, 22(12): 114-117(in Chinese).
14. Sinha G, Lipo T A. A four level rectifier-inverter system for drive applications[J]. IAS'96, IEEE Industry Application Magazine, 1998, 4(1): 66-74.
15. Celanovic N, Boroyevich D. A fast space-vector modulation algorithm for multilevel three-phase converters[J]. IEEE Trans. on Ind. Appl., 2001, 37(2): 637-641.