New three-level neutral point potential hysteresis-band control

Zhongguo Dianji Gongcheng Xuebao/Proceedings of the Chinese Society of Electrical Engineering

Volumn 25, Issue 7, 2005, Pages 92-96

  Yao, Wen Xi ^a   Lu, Zheng Yu ^a   Fei, Wan Min ^a   Qian, Zhao Ming ^a  

^a ZHEJIANG UNIVERSITY   (China)

Author keywords

Neutral point balance; Power electronics; Pulse width modulation; Selected harmonic elimination; Three level

Indexed keywords

CONTROL; HYSTERESIS; INSULATED GATE BIPOLAR TRANSISTORS; POWER ELECTRONICS; PULSE WIDTH MODULATION; SWITCHES; VOLTAGE CONTROL;

HYSTERESIS BAND CONTROL; NEUTRAL POINT BALANCE; SELECTED HARMONIC ELIMINATION; THREE LEVEL;

ELECTRIC INVERTERS;

EID: 19644399253     PISSN: 02588013     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Article

References (15)

1. Nabae A, Takahashi I, Akai H. A new neutral-point-clamped PWM inverter[J]. IEEE Trans. Ind. Applicat. IA-17, 1981: 518-523.
2. Jose Rodriguez, Jih-Sheng Lai, Fang Zheng Peng. Multilevel inverters: a survey of topologies, controls, and applications[J]. IEEE Trans. Industrial Electronics, 2002, 49(4): 724-738.
3. Celanovic N, Boroyevich D. A comprehensive study of neutral-point voltage balancing problem in three-level neutral-point-clamped voltage source PWM inverters [J]. Power Electronics, IEEE Transactions on, Volume: 15, 2000, 15(2): 242-249.
4. Wang Guangzhu. Mechanism of dc bus voltage unbalance in diode-clamped multilevel inverters [J]. Proceedings of the CSEE, 2002, 22(12): 111-117.
5. Zhou Dongsheng, Rouaud D G. Experimental comparisons of space vector neutral point balancing strategies for three-level topology [J]. IEEE Trans. Power Electronics, 2001, 16(6): 872-879.
6. Zhou Dongsheng. A self-balancing space vector switching modulator for three-level motor drives [J]. IEEE Trans. Power Electronics, 2002, 17(6): 1024-1031.
7. Jin Shun, Zhong Yanru, Ming Zhengfeng et al. A three-level PWM method of neutral-point balancing and narrow-pulse elimination [J]. Proceedings of the CSEE, 2003, 23(10): 114-118.
8. Weng Haiqing, Sun Xudong, Liu Congwei et al. Improvement on dc-voltage balance control method of three-level inverter [J]. Proceedings of the CSEE, 2002, 22(9): 114-118.
9. Song Qiang, Liu Wenhua, Yu Qingguang. A neutral-point potential balancing algorithm for three-level NPC inverters using analytically injected zero-sequence voltage [C]. 2003. APEC '03. Eighteenth Annual IEEE, 2003, 1: 228-233.
10. Sun-Kyoung Lim, Jun-Ha Kim, Kwanghee Nam. A DC-link voltage balancing algorithm for 3-level converter using the zero sequence current. Power Electronics Specialists Conference [C], 1999. PESC 99. 30th Annual IEEE, 1999, 2: 1083-1088.
11. Zhuohui Tan; Yongdong Li; Min Li. A direct torque control of induction motor based on three-level NPC inverter[C]. Power Electronics Specialists Conference. PESC. 2001 IEEE 32nd Annual, 2001, 3: 1435-1439.
12. Fei Wanming, Lu Zhengyu, Yao Wenxi. Research on Selected Harmonic Elimination Applicable to Three-level Voltage Inverters [J]. Proceedings of the CSEE, 2003, 23(9): 11-15.
13. Fei Wanming, Lu Zhengyu, Yao Wenxi. Research of selected harmonic elimination PWM technique applicable to multi-level voltage inverters[J]. Proceedings of the CSEE, 2004, 24(1): 102-106.
14. Liu WenHua, Song Qiang, Chen Yuanhua et al. A method of solution to selective harmonic eliminated PWM switching angles for NPC inverters[J]. Proceedings of the CSEE, 2002, 22(11): 31-34.
15. Yao Wenxi, Lu Zhengyu, Fei Wanmin. Three-level SVPWM method based on two-level PWM cell in DSP [C]. 2004. APEC'04. Nineteenth Annual IEEE, 2004, 3: 1720-1724.