-
1
-
-
34047209576
-
An FPGA Implementation of Model Predictive Control
-
Minneapolis, MN, June
-
K.V. Ling, S.P. Yue, and J.M. Maciejowski. An FPGA Implementation of Model Predictive Control. In Americal Control Conference, Minneapolis, MN, June 2006.
-
(2006)
Americal Control Conference
-
-
Ling, K.V.1
Yue, S.P.2
Maciejowski, J.M.3
-
2
-
-
33947381229
-
Hardware Architecture Design for Explicit Model Predictive Control
-
Minneapolis, MI, July
-
T. A. Johansen, W. Jackson, R. Schreiber, and P. Tondel. Hardware Architecture Design for Explicit Model Predictive Control. In 2006 American Control Conference, Minneapolis, MI, July 2006.
-
(2006)
2006 American Control Conference
-
-
Johansen, T.A.1
Jackson, W.2
Schreiber, R.3
Tondel, P.4
-
3
-
-
23944460153
-
Real-time implementation of model predictive control
-
Portland, OR, July
-
L. G. Bleris and M. V. Kothare. Real-time implementation of model predictive control. In 2005 American Control Conference, pages 4166-4171, Portland, OR, July 2005.
-
(2005)
2005 American Control Conference
, pp. 4166-4171
-
-
Bleris, L.G.1
Kothare, M.V.2
-
6
-
-
23944434709
-
LNS architectures for embedded model predictive control processors
-
Washington, D.C, September
-
J. G. Garcia, M. G. Arnold, L. G. Bleris, and M. V. Kothare. LNS architectures for embedded model predictive control processors. In 2004 International Conference on Compilers, Architectures and Synthesis for Embedded Systems, pages 79-84, Washington, D.C., September 2004.
-
(2004)
2004 International Conference on Compilers, Architectures and Synthesis for Embedded Systems
, pp. 79-84
-
-
Garcia, J.G.1
Arnold, M.G.2
Bleris, L.G.3
Kothare, M.V.4
-
7
-
-
28244476457
-
Towards embedded model predictive control for system-on-a-chip applications
-
L. G. Bleris, M. V. Kothare, J. G. Garcia, and M. G. Arnold. Towards embedded model predictive control for system-on-a-chip applications. Journal of Process Control, 16:255-264, 2006.
-
(2006)
Journal of Process Control
, vol.16
, pp. 255-264
-
-
Bleris, L.G.1
Kothare, M.V.2
Garcia, J.G.3
Arnold, M.G.4
-
8
-
-
16644366676
-
Model predictive hydrodynamic regulation of microflows
-
Portland, OR, July
-
L. G. Bleris, J. G. Garcia, and M. V. Kothare. Model predictive hydrodynamic regulation of microflows. In 2005 American Control Conference, pages 1752-1757, Portland, OR, July 2005.
-
(2005)
2005 American Control Conference
, pp. 1752-1757
-
-
Bleris, L.G.1
Garcia, J.G.2
Kothare, M.V.3
-
9
-
-
33645635323
-
Towards a Co-design Implementation of a System for Model Predictive Control
-
Cincinnati, OH, November
-
P. Vouzis, L. G. Bleris, M. V. Kothare, and M. G. Arnold. Towards a Co-design Implementation of a System for Model Predictive Control. In 2005 AIChE Annual Meeting, Cincinnati, OH, November 2005.
-
(2005)
2005 AIChE Annual Meeting
-
-
Vouzis, P.1
Bleris, L.G.2
Kothare, M.V.3
Arnold, M.G.4
-
13
-
-
0030260606
-
Robust constrained model predictive control using linear matrix inequalities
-
October
-
M. V. Kothare, V. Balakrishnan, and M. Morari. Robust constrained model predictive control using linear matrix inequalities. Automatica, 32(10):1361-1379, October 1996.
-
(1996)
Automatica
, vol.32
, Issue.10
, pp. 1361-1379
-
-
Kothare, M.V.1
Balakrishnan, V.2
Morari, M.3
-
14
-
-
0031097394
-
Design of embedded systems: Formal models, validation, and synthesis
-
March
-
S. Edwards, L. Lavagno, E. A. Lee, and A.Sangiovanni-Vincentelli. Design of embedded systems: formal models, validation, and synthesis. Proceedings of the IEEE, 85:366-390, March 1997.
-
(1997)
Proceedings of the IEEE
, vol.85
, pp. 366-390
-
-
Edwards, S.1
Lavagno, L.2
Lee, E.A.3
Sangiovanni-Vincentelli, A.4
-
15
-
-
0028485267
-
Hardware/software codesign of embedded systems
-
August
-
M. Chiodo, P. Giusto, H. Hsieh, A. Jurecska, L. Lavagno, and A. Sangiovanni-Vincentelli. Hardware/software codesign of embedded systems. IEEE Micro, 14:26-36, August 1994.
-
(1994)
IEEE Micro
, vol.14
, pp. 26-36
-
-
Chiodo, M.1
Giusto, P.2
Hsieh, H.3
Jurecska, A.4
Lavagno, L.5
Sangiovanni-Vincentelli, A.6
-
17
-
-
34047201853
-
-
www.adc.co.kr.
-
-
-
-
18
-
-
0030671829
-
A preprocessor that converts implicit style verilog into one-hot designs
-
Santa Clara, CA, March 31, April 3, For more recent versions see
-
M. Arnold and J. Shuler. A preprocessor that converts implicit style verilog into one-hot designs. In 6th International Verilog HDL Conference, pages 38-45, Santa Clara, CA, March 31 - April 3 1997. For more recent versions see: www.verilog.vito.com.
-
(1997)
6th International Verilog HDL Conference
, pp. 38-45
-
-
Arnold, M.1
Shuler, J.2
|