HW/SW co-verification of embedded systems using bounded model checking

Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI

Volumn 2006, Issue , 2006, Pages 43-48

  Große, Daniel ^a   Kühne, Ulrich ^a   Drechsler, Rolf ^a  

^a UNIVERSITY OF BREMEN   (Germany)

Author keywords

Bounded model checking; Embedded systems; Formal verification; Hardware software co verification; PSL; SystemC

Indexed keywords

COMPUTER HARDWARE; COMPUTER PROGRAM LISTINGS; COMPUTER SOFTWARE; INTERFACES (COMPUTER); SYSTEMS ANALYSIS;

BOUNDED MODEL CHECKING; FORMAL VERIFICATION; HARDWARE/SOFTWARE CO-VERIFICATION; SYSTEMC;

EMBEDDED SYSTEMS;

EID: 33750906243     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (12)

1. Accellera Property Specification Language Reference Manual, version 1.1. http://www.pslsugar.org, 2005.
2. B. Becker, R. Drechsler, and P. Molitor. Technische Informatik - Eine Einführung. Pearson Education Deutschland, 2005.
3. A. Biere, A. Cimatti, E. Clarke, and Y. Zhu. Symbolic model checking without BDDs. In Tools and Algorithms for the Construction and Analysis of Systems, volume 1579 of LNCS, pages 193-207. Springer Verlag, 1999.
4. P. Bjesse and K. Claessen. SAT-based verification without state space traversal. In Int'l Conf. on Formal Methods in CAD, volume 1954 of LNCS, pages 372-389. Springer, 2000.
5. R. Drechsler, G. Fey, C. Genz, and D. Große. SyCE: An integrated environment for system design in SystemC. In IEEE International Workshop on Rapid System Prototyping, pages 258-260, 2005.
6. D. Große and R. Drechsler. CheckSyC: An efficient property checker for RTL SystemC designs. In IEEE International Symposium on Circuits and Systems, pages 4167-4170, 2005.
7. D. Große, U. Kühne, C. Genz, F. Schmiedle, B. Becker, R. Drechsler, and P. Molitor. Modellierung eines Mikroprozessors in SystemC. In ITG/GI/GMM-Workshop "Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen", 2005.
8. T. Grötker, S. Liao, G. Martin, and S. Swan. System Design with SystemC. Kluwer Academic Publishers, 2002.
9. M. Moskewicz, C. Madigan, Y. Zhao, L. Zhang, and S. Malik. Chaff: Engineering an efficient SAT solver. In Design Automation Conf., pages 530-535, 2001.
10. M. Sheeran, S. Singh, and G. Stålmarck. Checking safety properties using induction and a SAT-solver. In Int'l Conf. on Formal Methods in CAD, volume 1954 of LNCS, pages 108-125. Springer, 2000.
11. Synopsys Inc., CoWare Inc., and Frontier Design Inc., http://www.systemc.org. Functional Specification for SystemC 2.0.
12. K. Winkelmann, H.-J. Trylus, D. Stoffel, and G. Fey. Cost-efficient block verification for a UMTS up-link chip-rate coprocessor. In Design, Automation and Test in Europe, volume 1, pages 162-167, 2004.