Improving SHA-2 hardware implementations

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 4249 LNCS, Issue , 2006, Pages 298-310

  Chaves, Ricardo ^a,b   Kuzmanov, Georgi ^b   Sousa, Leonel ^a   Vassiliadis, Stamatis ^b  

^a INSTITUTO SUPERIOR TÉCNICO   (Portugal)

^b DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

Cryptography; FPGA; Hash functions; SHA 2 (256, 512)

Indexed keywords

ALGORITHMS; COMPUTER ARCHITECTURE; COMPUTER SCIENCE; PUBLIC KEY CRYPTOGRAPHY; SOFTWARE PROTOTYPING; THROUGHPUT;

CRITICAL PATH; HARDWARE REUTILIZATION; HASH FUNCTION;

COMPUTER HARDWARE;

EID: 33750729555     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/11894063_24     Document Type: Conference Paper

References (16)

1. Dadda, L., Macchetti, M., Owen, J.: The Design of a High Speed ASIC Unit for the Hash Function SHA-256 (384, 512). In: DATE, IEEE Computer Society (2004) 70-75
2. Macchetti, M., Dadda, L.: Quasi-pipelined hash circuits. In: IEEE Symposium on Computer Arithmetic, IEEE Computer Society (2005) 222-229
3. Dadda, L., Macchetti, M., Owen, J.: An ASIC design for a high speed implementation of the hash, function SHA-256 (384, 512). In Garrett, D., Lach, J., Zukowski, C.A., eds.: ACM Great Lakes Symposium on VLSI, ACM (2004) 421-425
4. Grembowski, T., Lien, R., Gaj, K., Nguyen, N., Bellows, P., Flidr, J., Lehman, T., Schott, B.: Comparative analysis of the hardware implementations of hash functions SHA-1 and SHA-512. In Chan, A.H., Gligor, V.D., eds.: ISC. Volume 2433 of Lecture Notes in Computer Science., Springer (2002) 75-89
5. McLoone, M., McCanny, J.V.: Efficient single-chip implementation of SHA-384 & SHA-512. proc. of IEEE International Conference on Field-Programmable Technology (2002) 311-314
6. Sklavos, N., Koufopavlou, O.: Implementation of the SHA-2 hash family standard using FPGAs. The Journal of Supercomputing 31 (2005) 227248
7. Ting, K.K., Yuen, S.C.L., Lee, K.H., Leong, P.H.W.: An FPGA Based SHA-256 Processor. In Glesner, M., Zipf, P., Renovell, M., eds.: FPL. Volume 2438 of Lecture Notes in Computer Science., Springer (2002) 577-585
8. McEvoy, R.P., Crowe, F.M., Murphy, C.C., Marnane, W.P.: Optimisation of the SHA-2 family of hash functions on FPGAs. IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06) (2006) 317-322
9. Michail, H.E., Kakarountas, A.P., Selimis, G.N., Goutis, C.E.: Optimizing SHA-1 hash function for high throughput with a partial unrolling study. In Paliouras, V., Vounckx, J., Verkest, D., eds.: PATMOS. Volume 3728 of Lecture Notes in Computer Science., Springer (2005) 591-600
10. NIST: Announcing the standard for secure hash standard, FIPS 180-1. Technical report, National Institute of Standards and Technology (1995)
11. NIST: The keyed-hash message authentication code (HMAC), FIPS 198. Technical report, National Institute of Standards and Technology (2002)
12. (Omitted due to the blind review submission)
13. Vassiliadis, S., Wong, S., Gaydadjiev, G.N., Berteis, K., Kuzmanov, G., Panainte, E.M.: The Molen polymorphic processor. IEEE Transactions on Computers (2004) 1363-1375
14. Sklavos, N., Koufopavlou, O.: On the hardware implementation of the SHA-2 (256,384,512) hash functions, proc. of IEEE International symposium on Circuits and systems (ISCAS 2003) (2003) 25-28
15. HELION: Fast SHA-2 (256) hash core for xilinx FPGA. http://www. heliontech.com/ (2005)
16. Lien, R., Grembowski, T., Gaj, K.: A 1 Gbit/s partially unrolled architecture of hash functions SHA-1 and SHA-512. In: CT-RSA. (2004) 324-338