A 1 Gbit/s partially unrolled architecture of hash functions SHA-1 and SHA-512

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2964, Issue , 2004, Pages 324-338

  Lien, Roar ^a   Grembowski, Tim ^a   Gaj, Kris ^a  

^a GEORGE MASON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CRYPTOGRAPHY; HASH FUNCTIONS; NETWORK SECURITY; RECONFIGURABLE HARDWARE;

AMERICAN STANDARD; CLOCK CYCLES; CRYPTOGRAPHIC PRIMITIVES; CRYPTOGRAPHIC SCHEMES; HARDWARE ARCHITECTURE; MESSAGE DIGESTS; SECURITY PROTOCOLS; XILINX FPGAS;

ARCHITECTURE;

EID: 35048818496     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-24660-2_25     Document Type: Article

References (20)

1. NIST Cryptographic Toolkit, available at http://csrc.nist.gov/CryptoToolkit/
2. Xilinx, Inc.: Virtex 2.5 V Field Programmable Gate Arrays, available at www.xilinx.com
3. ALMA Technologies web page, available at http://www.alma-tech.com
4. Amphion Semiconductor web page, available at http://www.amphion.com
5. Bisquare Systems Private Limited web page, available at http://www.bisquare.com
6. Helion Technology Limited web page, available at http://www.heliontech.com
7. Intron, Ltd. Web page, available at http://www.intron.lviv.ua
8. Ocean Logic Pty Ltd web page, available at http://www.ocean-logic.com
9. Grembowski T., Lien R., Gaj K., Nguyen N., Bellows P., Flidr J., Lehman T., Schott B.: Comparative Analysis of the Hardware Implementations of Hash Functions SHA-1 and SHA-512, LNCS 2433, 5th International Conference, ISC 2002, Sao Paulo, Brazil, Sep./Oct. 2002, 75-89
10. Bellows P., Flidr J., Gharai L., Perkins C., Chodowiec P., and Gaj K.: IPsec-Protected Transport of HDTV over IP, LNCS 2778, 13th International Conference on Field Programmable Logic and Applications, FPL 2003, Lisbon, Portugal, Sep. 2003, 869-879
11. Deepakumara J., Heys H.M., and Venkatesan R.: FPGA Implementation of MD5 Hash Algorithm, Proc. IEEE Canadian Conference on Electrical and Computer Engineering (CCECE 2001), Toronto, Ontario, May 2001, available at http://www.engr.mun.ca/-howard/PAPERS/ccece_2001.pdf
12. Hoare R., Menon P., and Ramos M.: 427 Mbits/sec Hardware Implementation of the SHA-1 Algorithm in an FPGA, International Association of Science and Technology for Development (IASTED) Journal 2002
13. Ting K.K., Yuen S.C.L., Lee K.H., and Leong P.H.W.: An FPGA Based SHA-256 Processor, Proc. 12th International Conference, FPL 2002, Montpellier, France September 2-4,2002
14. Kang K.Y., Kim D.W., Kwon T.W., and Choi J.R.: Hash Function Processor Using Resource Sharing for IPSec, Proc. 2002 International Technical Conference On Circuit/Systems, Computers and Communications
15. Crypto++, free C++ class library of cryptographic schemes, available at http://www.eskimo.coni/∼weidai/cryptlib.html
16. Digital Signature Standard Validation System (DSSVS) User's Guide available at http://csrc.nist.gov/cryptval/shs.html
17. McCurley K.S.: A Fast Portable Implementation of the Secure Hash Algorithm, Sandia National Laboratories Technical Report SAND93-2591
18. Bosselaers A., Govaerts R. and Vandewalle J.: Fast Hashing on the Pentium, in N. Koblitz (Ed.): Advances in Cryptology-CRYPTO '96, LNCS 1109, Springer-Verlag Berlin Heidelberg 1996, 298-312
19. Bosselaers A., Govaerts R. and Vandewalle J.: SHA: A Design for Parallel Architectures?, in W. Fumy (Ed.): Advances in Cryptology-EUROCRYPT '97, LNCS 1233, Springer-Verlag Berlin Heidelberg 1997, 348-362
20. Nakajima J. and Matsui M.: Performance Analysis and Parallel Implementation of Dedicated Hash Functions, in L.R. Knudsen (Ed.): EUROCRYPT 2002, LNCS 2332, Springer-Berlin Heidelberg 2002, 165-180