-
1
-
-
0031997237
-
System-level power optimization of video codecs on embedded cores: A systematic approach
-
L. Nachtergaele, D. Moolenaar, B. Vanhoof, F. Catthoor, and H. De Man, "System-level power optimization of video codecs on embedded cores : a systematic approach," Journal of VLSI Signal Processing Systems, vol. 18, no. 2, 1998, pp. 89-109
-
(1998)
Journal of VLSI Signal Processing Systems
, vol.18
, Issue.2
, pp. 89-109
-
-
Nachtergaele, L.1
Moolenaar, D.2
Vanhoof, B.3
Catthoor, F.4
De Man, H.5
-
2
-
-
0031075691
-
The MPEO-4 video standard verification model
-
Feb
-
T. Sikora, "The MPEO-4 video standard verification model", IEEE Trans. on Circuits and Systems for Video Technology, Vol. 7, No. 1, pp. 19-31, Feb 1997.
-
(1997)
IEEE Trans. on Circuits and Systems for Video Technology
, vol.7
, Issue.1
, pp. 19-31
-
-
Sikora, T.1
-
3
-
-
84962217630
-
Systematic address and control code transformations for performance optimisation of a MPEG-4 video decoder
-
Jan
-
M. Palkovic, M. Miranda, K. Denolf, P. Vos, F. Catthoor, "Systematic Address and Control Code Transformations for Performance Optimisation of a MPEG-4 Video Decoder", ASP-DAC/VLSI Design 2002, Jan 2002, pp. 547.
-
(2002)
ASP-DAC/VLSI Design 2002
, pp. 547
-
-
Palkovic, M.1
Miranda, M.2
Denolf, K.3
Vos, P.4
Catthoor, F.5
-
4
-
-
33750417037
-
Cost-efficient C-level design of anMPEG-4 video decoder
-
Germany, Sep
-
K. Denolf, P. Vos, J. Bormans, and I. Bolsens. "Cost-efficient C-Level Design of anMPEG-4 Video Decoder", PATMOS 2000, Germany, Sep 2000, pp. 233-242
-
(2000)
PATMOS 2000
, pp. 233-242
-
-
Denolf, K.1
Vos, P.2
Bormans, J.3
Bolsens, I.4
-
6
-
-
0030243819
-
Energy dissipation in general-purpose microprocessors
-
R. Gonzales and M. Horowitz, "Energy dissipation in general-purpose microprocessors". IEEE J. of Solid-state Cire., SC-31(9):1277-1283, 1996
-
(1996)
IEEE J. of Solid-state Cire.
, vol.SC-31
, Issue.9
, pp. 1277-1283
-
-
Gonzales, R.1
Horowitz, M.2
-
7
-
-
33750395276
-
-
XviD, http://www.xvid.org
-
-
-
-
9
-
-
0342264107
-
Integrating system-level low power methodologies into a real-life design flow
-
Oct 6-8
-
J. Bormans, K. Denolf, S. Wuytack, L. Nachtergaele, I. Bolsens, "Integrating system-level low power methodologies into a real-life design flow", PATMOS'99 Ninth International Workshop Power and Timing Modeling, Optimization and Simulation, pp. 19-28, Oct 6-8, 1999
-
(1999)
PATMOS'99 Ninth International Workshop Power and Timing Modeling, Optimization and Simulation
, pp. 19-28
-
-
Bormans, J.1
Denolf, K.2
Wuytack, S.3
Nachtergaele, L.4
Bolsens, I.5
-
11
-
-
33750415922
-
Power optimization methodology for multimedia applications implementation on reconfigurable platforms
-
PATMOS 2003
-
K. Tatas, K. Siozios, D. Soudris, K. Masselos, K. Potamianos, S. Blionas, and A. Thanailakis, "Power Optimization Methodology for Multimedia Applications Implementation on Reconfigurable Platforms", PATMOS 2003, LNCS 2799, pp. 430-439, 2003.
-
(2003)
LNCS
, vol.2799
, pp. 430-439
-
-
Tatas, K.1
Siozios, K.2
Soudris, D.3
Masselos, K.4
Potamianos, K.5
Blionas, S.6
Thanailakis, A.7
|