Design of low noise charge amplifier in sub-micron technology for fast shaping time

Analog Integrated Circuits and Signal Processing

Volumn 49, Issue 2, 2006, Pages 107-114

  Gryboś, Paweł ^a   Idzik, Marek ^a   Skoczeń, Andrzej ^a  

^a AGH UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Poland)

Author keywords

Charge amplifier; Moderate inversion; Noise

Indexed keywords

CHARGE SENSITIVE AMPLIFIER (CSA); MODERATE INVERSION; OPTIMIZATION; TRANSISTOR GATE LENGTH;

CMOS INTEGRATED CIRCUITS; IMAGING SYSTEMS; MOSFET DEVICES; SEMICONDUCTOR DEVICES; SIGNAL PROCESSING; SPURIOUS SIGNAL NOISE;

AMPLIFIERS (ELECTRONIC);

EID: 33750028031     PISSN: 09251030     EISSN: 15731979     Source Type: Journal    
DOI: 10.1007/s10470-006-9292-1     Document Type: Conference Paper

References (12)

1. M. Manghisoni, L. Ratti, V. Re, and V. Speziali, "Submicron CMOS technologies for low-noise analogfront-end circuits." IEEE Transactions on Nuclear Science, vol. 49, no. 4, pp. 1783-1790, 2002.
2. P. O'Connor and G. De Geronimo, "Prospects for charge sensitive amplifiers in scaled CMOS." Nuclear Instruments and Methods, vol. A480, pp. 713-725, 2002.
3. K. Korbel, "Układy elektroniki front-end." AGH Uczelniane Wydawnictwa Naukowo-Dydaktyczne, Cracow, Poland, 2000.
4. E. Gatti and P.F. Manfredi, "Processing the signal from solid-state detectors in elementary particle physics." La Revista del Nuovo Cimento, vol. 9, no. 1, 1986.
5. Z.Y. Chang and W. Sansen, "Effect of 1/f noise on resolution of CMOS analog readout systems for microstrip and pixel detectors." Nuclear Instruments and Method, vol. A305, pp. 553-560, 1991.
6. W. Sansen and Z.Y. Chang, "Limits on low noise performance of detector readout front ends in CMOS technology." IEEE Transactions on Circuits and Systems, vol. 37, no. 11, pp. 1375-1382, 1990.
7. E. Nygard et al., "CMOS low noise amplifier for microstrip readout. Design and results." Nuclear Instruments and Methods, vol. A301, pp. 506-516, 1991.
8. C. Enz, F. Krummenacher, and E. Vitoz, "An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications." Analog Integrated Circuits and Signal Processing, vol. 8, pp. 83-114, 1995.
9. S.C. Terry et al., "Comparison of BSIM3v3 and EKV MOSFET model for a 0.5 μm CMOS process and implications for analog circuit design." IEEE Transactions on Nuclear Science, vol. 50, no. 4, pp. 915-920, 2003.
10. P. Grybos, "Design for a low noise of multichannel integrated circuits on example on RX64 chip." Electronics and Telecommunication Quarterly, Polish Scientific Publishers PWN, Poland, vol. 50, no. 3, pp. 441-470, 2004.
11. P. O'Connor, J.-F. Pratte, and G. De Geronimo, "Low noise charge amplifier in submicron CMOS." Vth International Workshop on Front End Electronics (FEE 2003) Snowmass, USA, July 2, 2003.
12. J. Kaplon, "Fast bipolar and CMOS rad-hard front end electronics for silicon strip detector." PhD Thesis, AGH University of Science and Technology, Cracow, Poland, 2004.