Rapid industrial prototyping and SoC design of 3G/4G wireless systems using an HLS methodology

Eurasip Journal on Embedded Systems

Volumn 2006, Issue , 2006, Pages 1-25

  Guo, Yuanbin ^a   McCain, Dennis ^a   Cavallaro, Joseph R ^b   Takach, Andres ^c  

^a NOKIA SIEMENS NETWORKS   (Finland)

^b Rice University   (United States)

^c MENTOR GRAPHICS CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 33749573490     PISSN: 16873955     EISSN: 16873963     Source Type: Journal    
DOI: 10.1155/ES/2006/14952     Document Type: Article

References (27)

1. A. Wiesel L. García J. Vidal A. Pagès J. R. Fonollosa Turbo linear dispersion space time coding for MIMO HSDPA systems. Proceedings of 12th IST Summit on Mobile and Wireless Communications Aveiro, Portugal 2003
2. G. D. Golden gdg@bell-labs.com C. J. Foschini R. A. Valenzuela P. W. Wolniansky Detection algorithm and initial laboratory results using V-BLAST space-time communication architecture. Electronics Letters 35 1 1999 14 16
3. G. J. Foschini Layered space-time architecture for wireless communication in a fading environment when using multi-element antennas. Bell Labs Technical Journal 1 2 1996 41 59
4. Y. Guo J. Zhang Charlie.Zhang@nokia.com D. McCain J. R. Cavallaro Efficient MIMO equalization for downlink multi-code CDMA: complexity optimization and comparative study. Proceedings of IEEE Global Telecommunications Conference (GLOBECOM '04) Dallas, Tex, USA 4 2004 2513 2519
5. J. Yue K. J. Kim J. D. Gibson R. A. Iltis Channel estimation and data detection for MIMO-OFDM systems. Proceedings of IEEE Global Telecommunications Conference (GLOBECOM '03) San Francisco, Calif, USA 2 2003 581 585
6. Y. Lee V. K. Jain VLSI architecture for an advance DS/CDMA wireless communication receiver. Proceedings of the Annual IEEE International Conference on Innovative Systems in Silicon Austin, Tex, USA 1997 237 247
7. Z. Guo zhan.guo@es.lth.se P. Nilsson peter.nilsson@es.lth.se An ASIC implementation for V-BLAST detection in 0.35 μm CMOS. Proceedings of the 4th IEEE International Symposium on Signal Processing and Information Technology (ISSPIT '04) Rome, Italy 2004 95 98
8. A. Adjoudani ali2@lucent.com E. C. Beck ericbeck@lucent.com A. P. Burg apburg@iis.ee.ethz.ch Prototype experience for MIMO BLAST over third-generation wireless system. IEEE Journal on Selected Areas in Communications 21 3 2003 440 451
9. B. Razavi RF Microelectronics. Prentice Hall Communications Engineering and Emerging Technologies Series Prentice-Hall Upper Saddle River, NJ, USA 1998
10. K. Hooli kari.hooli@ee.oulu.fi M. Juntti markku.juntti@ee.oulu.fi M. J. Heikkilä markku.j.heikkila@nokia.com P. Komulainen petri.komulainen@nokia. com M. Latva-Aho matla@ee.oulu.fi J. Lilleberg jorma.lilleberg@nokia.com Chip-level channel equalization in WCDMA downlink. EURASIP Journal on Applied Signal Processing 2002 8 2002 757 770
11. J. M. Rabaey Low-power silicon architecture for wireless communications: embedded tutorial. Proceedings of ASP-DAC 2000, Asia and South Pacific Design Automation Conference Yokohama, Japan 2000 377 380
12. A. Evans A. Silburt G. Vrckovnik Functional verification of large ASICs. Proceedings of 35th ACM/IEEE Design Automation Conference (DAC '98) San Francisco, Calif, USA 1998 650 655
13. J. Bhasker A VHDL Primer. Prentice-Hall 3rd Upper Saddle River, NJ, USA 1999
14. R. Camposano W. Wolf Trends in High-Level Synthesis. Kluwer Boston, Mass, USA 1991
15. G. De Micheli D. C. Ku HERCULES - a system for high-level synthesis. Proceedings of the 25th ACM/IEEE Conference on Design Automation (DAC '88) Anaheim, Calif, USA 1988 483 488
16. C.-Y. Wang K. K. Parhi High-level DSP synthesis using concurrent transformations, scheduling, and allocation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 14 3 1995 274 295
17. http://www.systemc.org/
18. http://www.celoxica.com/methodology/handelc.asp
19. D. Knapp T. Ly D. MacMillen R. Miller Behavioral synthesis methodology for HDL-based specification and validation. Proceedings of 32nd ACM Design Automation Conference (DAC '95) San Francisco, Calif, USA 1995 286 291
20. J.-W. Weijers V. Derudder S. Janssens F. Petré A. Bourdoux From MIMO-OFDM algorithms to a real-time wireless prototype: a systematic matlab-to-hardware design flow. EURASIP Journal on Applied Signal Processing 2006 12 pages 39297 2006
21. Catapult C Manual and C/C++ style guide, Mentor Graphics, 2004
22. U. Knippin Early design evaluation in hardware and system prototyping for concurrent hardware/software validation in one environment. Proceedings of 13th IEEE International Workshop on Rapid System Prototyping (RSP '02) Darmstadt, Germany Aptix 2002
23. Y. Guo D. McCain Compact hardware accelerator for functional verification and rapid prototyping of 4G wireless communication systems. Proceedings of 38th IEEE Asilomar Conference on Signals, Systems and Computers 1 Pacific Grove, Calif, USA 2004 767 771
24. T. M. Aulin Breadth-first maximum likelihood sequence detection: basics. IEEE Transactions on Communications 47 2 1999 208 216
25. G. H. Golub C. F. V. Loan Matrix Computations. The Jones Hopkins University Press Baltimore, Md, USA 1996
26. M. Rupp mrupp@nt.tuwien.ac.at A. Burg apburg@iis.ee.ethz.ch E. Beck ericbeck@lucent.com Rapid prototyping for wireless designs: the five-ones approach. Signal Processing 83 7 2003 1427 1444
27. H. Steendam M. Moeneclaey The effect of clock frequency offsets on downlink MC-DS-CDMA. Proceedings of IEEE International Symposium on Spread Spectrum Techniques and Applications (ISSSTA '02) Prague, Czech Republic 1 2002 113 117