An ASIC implementation for V-BLAST detection in 0.35 μm CMOS

Proceedings of the Fourth IEEE International Symposium on Signal Processing and Information Technology, ISSPIT 2004

Volumn , Issue , 2004, Pages 95-98

  Guo, Zhan ^a   Nilsson, Peter ^a  

^a LUND UNIVERSITY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; ANTENNAS; CMOS INTEGRATED CIRCUITS; COMPUTATIONAL COMPLEXITY; COMPUTER ARCHITECTURE; MATHEMATICAL MODELS; MATRIX ALGEBRA; PACKET NETWORKS; VLSI CIRCUITS;

ANTENNA SYSTEMS; PACKET LENGTH; SQUARE ROOT ALGORITHMS; V-BLAST DETECTION;

COMPUTER PROGRAMMING LANGUAGES;

EID: 21544459910     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (15)

1. G. J. Foschini, "Layered space-time architecture for wireless communication in fading environments when using multiple antennas," Bell Labs. Tech. J., vol. 2, Autumn 1996.
2. 3GPP, "Physical Layer Aspects of UTRA High Speed Downlink Packet Access," 3GPP TR25.848 V4.0.0(2001-03).
3. V. K. Jones, G. Raleigh, and R. van Nee, "MIMO answers high-rate WLAN call," http://www.eetimes.com/story/OEG20031231S0008.
4. P. W. Wolniansky, G. J. Foschini, G. D. Golden, and R. A. Valenzuela, "V-BLAST: an architecture for realizing very high data rates over the rich-scattering wireless channel," in Proc. ISSSE, Pisa, Italy, Sept. 1998.
5. B. Hassibi, "An efficient square-root algorithm for BLAST," http://mars.bell-labs.com/.
6. M. O. Damen, K. Abed-Meraim, and S. Burykh, "Iterative QR detection for BLAST," Wireless Personal Communications, vol. 19, pp. 179-191, 2001.
7. D. Wubben, R. Bohnke, J. Rinas, V. Kuhn, and K. D. Kammeyer, "Efficient algorithm for decoding layered space-time codes." Electronics Letters, vol. 37, pp. 1348 -1350, 2001.
8. W. Zha and S. D. Blostein, "Modified decouelating decision-feedback detection of BLAST space-time system," in IEEE International Conference on Communications, vol. 1, 2002.
9. S. Haykin, Adaptive Filter Theory, 4th ed. Prentice-Hall, 2002.
10. G. H. Golub and C. F. V. Loan, Matrix Computations, 3rd ed. Johns Hopkins University Press, 1996.
11. Y. H. Hu, "CORDIC-based VLSI architectures for digital signal processing," IEEE Siganl Processing Magazine, July 1992.
12. R. Walke, R. Smith, and G. Lightbody, "Architectures for adaptive weight calculation on ASIC and FPGA," in 33rd Asilomar Conference on Signals. Systems and Computers, 1999.
13. C. Rader, "VLSI systolic arrays for adaptive nulling," IEEE Signal Processing Magazine, vol. 13, no. 4, pp. 29-49, 1996.
14. Z. Guo, "A short introduction to ASIC design flow in AMIS library," online avaiable: http://www.es.lth.se/home/zgo/, April 2003.
15. IEEE, "Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specifications," IEEE Std 802.11a/D7.0-1999.