HiDISC: A decoupled architecture for data-intensive applications

Proceedings - International Parallel and Distributed Processing Symposium, IPDPS 2003

Volumn , Issue , 2003, Pages

  Ro, Won W ^a   Gaudiot, Jean Luc ^b   Crago, Stephen P ^c   Despain, Alvin M ^a  

^a University of Southern California   (United States)

^b University of California at Irvine   (United States)

^c UNIVERSITY OF SOUTHERN CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARKING; COMPUTER HARDWARE DESCRIPTION LANGUAGES; DISTRIBUTED PARAMETER NETWORKS; MEMORY ARCHITECTURE;

BENCHMARK SUITES; DATA-INTENSIVE APPLICATION; DATA-INTENSIVE SYSTEMS; DATA-PREFETCHING TECHNIQUES; DECOUPLED ARCHITECTURE; INSTRUCTION STREAMS; MEMORY HIERARCHY; SUPERSCALAR ARCHITECTURE;

COMPUTER ARCHITECTURE;

EID: 33749498429     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2003.1213076     Document Type: Conference Paper

References (18)

1. M. Annavaram, J. M. Patel, and E. S. Davidson, Data Prefetching by Dependence Graph Precoumputation. In Proceedings of the 28th International Symposium on Computer Architecture, June 2001.
2. D. Burger and T. Austin. The SimpleScalar Tool Set. Version 2. 0. Technical Report CS-TR-97-1342, University of Wisconsin-Madison, June 1997.
3. T.-F. Chen and J.-L. Baer. Effective Hardware-Based Data Prefetching for High-Performance Processors. IEEE Transactions on Computers, 44(5):609-623, May 1995.
4. S. Crago, A. Despain, J.-L. Gaudiot, M. Makhija, W. Ro, and A. Srivastava. A High-Performance, Hierarchical Decoupled Architecture, In Proceedings of MEDEA Workshop, Oct. 2000.
5. J. D. Collins, H. Wang, D. M. Tullsen, C. Hughes, Y.-F. Lee, D. Lavery, and J. P. Shen. Speculative Precomputation: Longrange Prefetching of Delinquent Loads, In Proceedings of the 28th International Symposium on Computer Architecture, June 2001.
6. J. R. Goodman, J. T. Hsieh, K. Liou, A. R. Pleszkun, P. B. Schechter, and H. C. Young, PIPE: A VLSI Decoupled Architecture. In Proceedings the 12th International Symposium on Computer Architecture, June 1985.
7. S. I. Hong, S. A. McKee, M. H. Salinas, R. H. Klenke, J. H. Aylor, and W. A. Wulf, Access Order and Effective Bandwidth for Streams on a Direct Rambus Memory. In Proceedings of the 5th International Symposium on High-Performance Computer Architecture, Jan. 1999.
8. L. Kurian, P. T. Hulina, and L. D. Coraor, Memory Latency Effects in Decoupled Architectures. IEEE Transactions on Computers, vol. 43, no. 10, Oct. 1994.
9. C.-K. Luk and T. C. Mowry. Compiler Based Prefetching for Recursive Data Structures. In Proceedings of the 7th International Conference on Architectural Support for Programming Languages and Operating Systems, Oct. 1996.
10. D. Patterson, T. Anderson, N. Cardwell, R. Fromm, K. Keeton, C. Kozyrakis, R. Thomas, and K. Yelick. A Case for Intelligent DRAM: IRAM. IEEE Micro, April, 1997.
11. A. Roth, A. Moshovos, and G. S. Sohi, Dependence Based Prefetching for Linked Data Structures. In Proceedings of the 8th International Conference on Architectural Support for Programming Languages and Operating Systems, Oct. 1998.
12. A. Roth, C. B. Zilles, and G. S. Sohi, Speculative Miss/Execute Decoupling. In Proceedings of MEDEA Workshop, Oct. 2000.
13. A. Roth and G. S. Sohi, Speculative Data-Driven Multithreading, In Proceedings of the 7th International Symposium on High-Performance Computer Architecture, Jan. 2001.
14. J. Smith. Decoupled Access/Execute Computer Architecture. In Proceedings of the 9th International Symposium on Computer Architecture, Jul. 1982.
15. J. Smith. Dynamic Instruction Scheduling and the Astronautics ZS-1. IEEE Computer, July 1989.
16. C. B. Zilles and G. S. Sohi, Understanding the Backward Slices of Performance Degrading Instructions. In Proceedings of the 27h International Symposium on Computer Architecture, June 2000.
17. Data-Intensive Systems Benchmarks Suite Analysis and Specification, http://www. Aaec. com/projectweb/dis/
18. DIS Stressmark Suite, http://www. Aaec. com/projectweb/dis/ DIS-Stressmarks-v1-0. pdf