Adaptive signal processing in mixed-signal VLSI with anti-Hebbian learning

Proceedings - IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures 2006

Volumn 2006, Issue , 2006, Pages 133-138

  Figueroa, Miguel ^a   Matamala, Esteban ^a   Carvajal, Gonzalo ^a   Bridges, Seth ^b  

^a UNIVERSITY OF CONCEPCIÓN   (Chile)

^b UNIVERSITY OF WASHINGTON   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ADAPTIVE SYSTEMS; ALGORITHMS; CALIBRATION; CODE DIVISION MULTIPLE ACCESS; LEARNING SYSTEMS; MICROPROCESSOR CHIPS; SIGNAL INTERFERENCE; VLSI CIRCUITS;

ADAPTIVE DECORRELATION NETWORK; ADAPTIVE SIGNAL PROCESSING; ANTI-HEBBIAN LEARNING; LEAST-MEAN SQUARES (LMS);

SIGNAL PROCESSING;

EID: 33749359467     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISVLSI.2006.16     Document Type: Conference Paper

References (9)

1. F. Palmieri, J. Zhu, and C. Chang, "Anti-Hebbian Learning in Topologically Constrained Linear Networks: A Tutorial," IEEE Transactions on Neural Networks, vol. 4, no. 5, pp. 748-761, 1993.
2. A. Hyvärinen and E. Oja, "Independent Component Analysis: Algorithms and Applications," Neural Networks, vol. 13, no. 3, pp. 411-430, 2000.
3. B. K. Dolenko and H. C. Card, "Tolerance to Analog Hardware of On-Chip Learning in Backpropagation Networks," IEEE Transactions on Neural Networks, vol. 6, no. 5, pp. 1045-1052, 1995.
4. M. Figueroa, S. Bridges, and C. Diorio, "On-chip compensation of device-mismatch effects in analog VLSI neural networks," in Advances in Neural Information Processing Systems 17. Cambridge, MA: MIT Press, 2005.
5. Y. Hirai and K. Nishizawa, "Hardware Implementation of a PCA Learning Network by an Asynchronous PDM Digital Circuit," in Proceedings of the IEEE-INNS-ENNS International Joint Conference on Neural Networks (IJCNN), vol. 2, 2000, pp. 65-70.
6. C. Diorio, P. Hasler, B. Minch, and C. Mead, "A Complementary Pair of Four-Terminal Silicon Synapses," Analog Integrated Circuits and Signal Processing, vol. 13, no. 1/2, pp. 153-166, 1997.
7. C. Mead, Analog VLSI and Neural Systems. Reading, MA: Addison-Wesley, 1989.
8. M. Q. Le, P. J. Hurst, and J. P. Keane, "An Adaptive Analog Noise-Predictive Decision-Feedback Equalizer," in IEEE Symposium on VLSI Circuits, D. Scott and M. Yamashina, Eds. Honolulu, Hawaii, USA: IEEE Solid-State Circuits Society, 2000, pp. 216-217.
9. T. Yamasaki, T. Fukuda, and T. Shibata, "A Floating-Gate-MOS-Based Low-Power CDMA Matched Filter Employing Capacitance Disconnection Technique," in IEEE Symposium on VLSI Circuits, Kyoto, Japan, 2003, pp. 267-270.