Dynamic functional unit assignment for low power

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2003, Pages 1052-1057

  Haga, Steve ^a   Reeves, Natasha ^a   Barua, Rajeev ^a   Marculescu, Diana ^b  

^a UNIVERSITY OF MARYLAND   (United States)

^b CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

FLOATING POINTS; FUNCTIONAL UNIT ASSIGNMENT; FUNCTIONAL UNITS; HARDWARE SCHEMES; INTEGER VALUES; LEAST-SIGNIFICANT DIGITS; SIGN EXTENSION; SWITCHING ACTIVITIES;

EXHIBITIONS; HAMMING DISTANCE;

HARDWARE;

EID: 33749324428     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2003.1253743     Document Type: Conference Paper

References (16)

1. M. Alidina, J. Monteiro, S. Devadas, and M. Papaefthymiou. Precomputation-Based Sequential Logic Optimization for Low Power. IEEE Transactions on VLSI Systems, 2(4):426-436, April 1994
2. L. Benini and G. D. Micheli. Transformation and Synthesis of FSMs for Low Power Gated Clock Implementation. IEEE Transactions on Computer-Aided Design, 15(6):630-643, June 1996
3. D. Brooks and M. Martonosi. Dynamically Exploiting Narrow Width Operands to Improve Processor Power and Performance. In Proc of the 5th Int?l Symp on High Performance Computer Architecture (HPCA), pages 13-22, January 1999
4. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A Framework for Architectural-Level Power Analysis and Optimizations. In Proceedings of the 27th International Symposium on Computer Architecture (ISCA), Vancouver, British Columbia, June 2000
5. D. Burger and T. Austin. The SimpleScalar Tool Set, Version 2.0. Technical Report TR 1342, University of Wisconsin, Madison, WI, June 1997
6. J.-M. Chang and M. Pedram. Module Assignment for Low Power. In Proc of the European Conference on Design Automation (EDAC), pages 376-381, September 1996
7. S. P. E. Corporation. The SPEC benchmark suites. http://www.spec.org/.
8. J. Hennessy and D. Patterson. Computer Architecture A Quantitative Approach. Morgan Kaufmann, Palo Alto, CA, second edition, 1996
9. M. Johnson, D. Somasekhar, and K. Roy. Leakage Control with Efficient Use of Transistor Stacks in Single Threshold CMOS. In Design Automation Conference, pages 442-445, June 1999
10. B. Klass, D. E. Thomas, H. Schmit, and D. E. Nagle. Modeling Inter-Instruction Energy Effects in a Digital Signal Processor. In Power-Driven Microarchitecture Workshop, in conjunction with Int?l Symposium on Computer Architecture, June 1998
11. L. Kruse, E. Schmidt, G. Jochenshar, and W. Nebel. Lower and Upper Bounds on the Switching Avtivity in Scheduling Data Flow Graphs. In Proc of the ACM Int?l Symp on Low Power Design, pages 115-120, August 1999
12. T.-C. Lee, V. Tiwari, S. Malik, and M.Fujita. Power Analysis and Minimization Techniques for Embedded DSP Software. IEEE Transactions on VLSI Systems, Mar. 1997
13. R. Marculescu, D. Marculescu, and M. Pedram. Sequence compaction for power estimation: Theory and practice. IEEE Transactions on Computer Aided Design, 18(7):973-993, 1999
14. J. Mermet and W. Nebel. Low Power Design in Deep Submicron Electronics. Kluwer Academic Publishers, Norwell, MA, 1997
15. M. Pedram. Power Minimization in IC Design: Principles and Applications. ACM Transactions on Design Automation of Electronic Systems, 1(1):1-54, January 1996
16. V. Tiwari, S. Malik, and P. Ashar. Guarded Evaluation: Pushing Power Management to Logic Synthesis/Design. In Proceedings of the ACM/IEEE International Symposium on Low Power Design, pages 139-142, April 1994