A micropower 2 MHz CMOS frequency reference for capacitive sensor applications

Proceedings of the 2005 European Conference on Circuit Theory and Design

Volumn 3, Issue , 2005, Pages 425-428

  Paavola, Matti ^a   Laiho, Mika ^a   Saukoski, Mikko ^a   Halonen, Kari ^a  

^a AALTO UNIVERSITY   (Finland)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; RELAXATION OSCILLATORS; SPURIOUS SIGNAL NOISE; VOLTAGE MEASUREMENT;

BIASING; FREQUENCY REFERENCE CIRCUITS; PHASE NOISE; PHASE TRANSFER;

CMOS INTEGRATED CIRCUITS;

EID: 33749035473     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ECCTD.2005.1523151     Document Type: Conference Paper

References (4)

1. B. Song, H. Kim, Y. Choi, W. Kim, "A 50% Power Reduction Scheme for CMOS Relaxation Oscillator", Proc. IEEE Asia Pacific Conference on ASICs, pp. 154-157, Aug. 1999.
2. A. Hajimiri, T. H. Lee, "A General Theory of Phase Noise in Electrical Oscillators", IEEE J. Solid-State Circuits, vol. 33, pp. 179-194, Feb. 1998.
3. J. G. Maneatis, "Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques", IEEE J. Solid-State Circuits, vol. 31, pp. 1723-1732, Nov. 1996.
4. B. Razavi, "Design of Analog CMOS Integrated Circuits", Boston: McGraw-Hill, 2000.