메뉴 건너뛰기




Volumn 2006, Issue , 2006, Pages 170-175

A near optimal deblocking filter for H.264 advanced video coding

Author keywords

[No Author keywords available]

Indexed keywords

ARCHITECTURAL DESIGN; DATA STORAGE EQUIPMENT; FIELD PROGRAMMABLE GATE ARRAYS; GATES (TRANSISTOR); INTEGRATED CIRCUIT LAYOUT; OPTICAL FILTERS;

EID: 33748625143     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1118299.1118349     Document Type: Conference Paper
Times cited : (54)

References (14)
  • 6
    • 84861419180 scopus 로고    scopus 로고
    • An efficient deblocking filter architecture with 2-dimentional parallel memory for H.264/AVC
    • L. Li, S. Goto, and T. Ikenaga, "An efficient deblocking filter architecture with 2-dimentional parallel memory for H.264/AVC," Asia South Pacific Design Automation Conf., 2005.
    • (2005) Asia South Pacific Design Automation Conf.
    • Li, L.1    Goto, S.2    Ikenaga, T.3
  • 8
    • 18844395041 scopus 로고    scopus 로고
    • A platform based bus-interleaved architecture for deblocking filter in H.264/MPEG-4 AVC
    • S. C. Chang, W. H. Peng, S. H. Wang, and T. Chiang, "A platform based bus-interleaved architecture for deblocking filter in H.264/MPEG-4 AVC," IEEE Trans. on Consumer Electronics, vol. 51, pp. 249-255, 2005.
    • (2005) IEEE Trans. on Consumer Electronics , vol.51 , pp. 249-255
    • Chang, S.C.1    Peng, W.H.2    Wang, S.H.3    Chiang, T.4
  • 9
    • 1942487749 scopus 로고    scopus 로고
    • An efficient architecture for adaptive deblocking filter of H.264/AVC video coding
    • M. Sima, Y. Zhou, and W. Zhang, "An efficient architecture for adaptive deblocking filter of H.264/AVC video coding," IEEE Trans. on Consumer Electronics, vol. 50, pp. 292-296, 2004.
    • (2004) IEEE Trans. on Consumer Electronics , vol.50 , pp. 292-296
    • Sima, M.1    Zhou, Y.2    Zhang, W.3
  • 11
    • 20444456297 scopus 로고    scopus 로고
    • An implemented architecture of deblocking filter for H.264/AVC
    • B. Sheng, W. Gao, and D. Wu, "An implemented architecture of deblocking filter for H.264/AVC," IEEE Int'l Conf. on Image Processing, vol. 1, pp. 665-668, 2004.
    • (2004) IEEE Int'l Conf. on Image Processing , vol.1 , pp. 665-668
    • Sheng, B.1    Gao, W.2    Wu, D.3
  • 12
    • 18144407307 scopus 로고    scopus 로고
    • An efficient architecture design for deblocking loop filter
    • G. Zheng, and L. Yu, "An efficient architecture design for deblocking loop filter," Picture Coding Symposium, 2004.
    • (2004) Picture Coding Symposium
    • Zheng, G.1    Yu, L.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.