Hierarchical memory size estimation for loop fusion and loop shifting in data-dominated applications

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 2006, Issue , 2006, Pages 606-611

  Hu, Qubo ^a   Vandecappelle, Arnout ^b   Palkovic, Martin ^b   Kjeldsberg, Per Gunnar ^a   Brockmeyer, Erik ^b   Catthoor, Francky ^b,c  

^a NORWEGIAN UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Norway)

^b IMEC   (Belgium)

^c UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

DATA ACQUISITION; HEURISTIC METHODS; PARAMETER ESTIMATION; TIME AND MOTION STUDY;

HIERARCHICAL MEMORY SIZE; LOOP FUSION; MEMORY SIZE; OFF-CHIP MEMORIES;

HIERARCHICAL SYSTEMS;

EID: 33748612702     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1118299.1118442     Document Type: Conference Paper

References (21)

1. F. Balasa, F. Catthoor, and H. De Man. Background memory area estimation for multi-dimensional signal processing systems. 3(2):157-172, June 1995.
2. U. K. Banerjee. Loop Transformations for Restructuring Compilers: The Foundations. Kluwer Academic Publ., Norwell, MA, 1993.
3. K. Beyls et al. Reuse distance-based cache hint selection. In International Euro-Par Conference, 2002.
4. E. Brockmeyer, M. Miranda, H. Corporaal, and F. Catthoor. Layer assignment techniques for low energy in multi-layered memory organisations. In Proc. 6th ACM/IEEE Design and Test in Europe Conf. pages 1070-1075, Munich, Germany, Mar. 2003.
5. F. Catthoor, S. Wuytack, E. De Greef, F. Balasa, L. Nachtergaele, and A. Vandecappelle. Custom Memory Management Methodology, Exploration of memory organization for embedded multimedia system design. Boston, MA, 1998.
6. A. Darte. On the complexity of loop fusion. Parallel Computing, 26(9):1175-1193, 2000.
7. J.-P. Diguet, S. Wuytack, F. Catthoor, and H. De Man. Formalized methodology for data reuse exploration in hierarchical memory mappings. In Proc. IEEE Int. Symp. on Low Power Design, pages 30-35, Monterey CA, Aug. 1997. IEEE.
8. A. Fraboulet, G. Huard, and A. Mignotte. Loop alignment for memory access optimization. In Proc. 12th ACM/IEEE Int. Symp. on System Synthesis.
9. P. Grun, R Balasa, and N. Dutt. Memory size estimation for multimedia applications. In Proc. ACM/IEEE Wsh. on Hardware/Software Co-Design (CODES), pages 145-149, Seattle, WA, Mar. 1998.
10. Q. Hu, M. Palkovic, and P. Kjeldsberg. Memory requirement optimization with loop fusion and loop shifting. In Euromicro Symp. on Digital System Design (DSD'04), pages 272-278, Aug. 2004.
11. Q. Hu, M. Palkovic, and P. Kjeldsberg. Memory requirement optimization with loop fusion and loop shifting. In Euromicro Symp. on Digital System Design (DSD'04), pages 272-278, Aug. 2004.
12. I. Issenin, E. Brockmeyer, M. Miranda, and N. Dutt. Data reuse analysis technique for software-controlled memory hierarchies. In 3rd ACM/IEEE Design and Test in Europe Conf., pages 202-207, Paris, France, Feb. 2004.
13. M. Kandemir and A. Choudhary. Compiler-directed scratch pad memory hierarchy design and management. In Proc. 39th ACM/IEEE Design and Test in Europe Conf., pages 690-695, Las Vegas, NV, June 2002.
14. P. Kjeldsberg, F. Catthoor, and E. J. Aas. Data dependency size estimation for use in memory optimization. 22(7):908-921, July 2003.
15. P. R. Panda, N. D. Dutt, and A. Nicolau. Efficient utilization of scratch-pad memory in embedded processor applications. In Proc. 5th ACM/IEEE Europ. Design and Test Conf., pages 7-11, Paris, France, Mar. 1997.
16. T. Van Achteren, F. Catthoor, R. Lauwereins, and H. De Man. Search space definition and exploration for nonuniform data reuse opportunities in data-dominant applications. 8(1):125-139, 2003.
17. S. Verdoolaege, M. Bruynooghe, G. Janssens, and F. Catthoor. Multi-dimensional incremental loop fusion for data locality. In Proc. Int. Conf. on Application-specific Systems, Architectures and Processors (ASAP), pages 17-27, Leiden, The Netherlands, June 2003.
18. D. K. Wilde. A library for doing polyhedral operations. Master's thesis, Oregon State University, Corvallis, OR, Dec. 1993.
19. also Technical Report PI-785, IRISA, Rennes, France.
20. M. E. Wolf and M. S. Lam. A data locality optimizing algorithm. In Proc. ACM SIGPLAN '91 Conf., pages 30-44, Toronto, Canada, June 26-28 1991.
21. Y. Zhao and S. Malik. Exact memory size estimation for array computations without loop unrolling. In Proc. 36th ACM/IEEE Design Automation Conf., pages 811-816, New Orleans, LA, June 1999.