Optimal topology exploration for application-specific 3D architectures

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 2006, Issue , 2006, Pages 390-395

  Ozturk, Ozcan ^a   Wang, Feng ^a   Kandemir, Mahmut ^a   Xie, Yuan ^a  

^a PENNSYLVANIA STATE UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER ARCHITECTURE; DATA PROCESSING; LINEAR PROGRAMMING; MICROPROCESSOR CHIPS; PROGRAM PROCESSORS;

DATA ACCESS; MULTI CORE SYSTEMS; STORAGE BLOCKS; TOPOLOGY EXPLORATION;

ELECTRIC NETWORK TOPOLOGY;

EID: 33748598426     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1118299.1118396     Document Type: Conference Paper

References (23)

1. C. Ababei, H. Mogal, and K. Bazargan, Three-dimensional Place and Route for FPGAs, In Proc. of Asia South-Pacific Design Automation Conference (ASP-DAC), 2005.
2. S. G. Abraham and S. A. Mahlke, Automatic and Efficient Evaluation of Memory Hierarchies for Embedded Systems, In Proc. of the 32nd Annual International Symposium on Microarchitecture, Haifa, Israel, November 1999.
3. A. J. Alexander, et al, Three-Dimensional Field-Programmable Gate Arrays, In Proc. of The Eighth Annual IEEE International Application Specific Integrated Circuits Conference, pp. 253-256, 1995.
4. S. P. Amarasinghe, J. M. Anderson, M. S. Lam, and C. W. Tseng. The SUIF compiler for scalable parallel machines, In Proc. SIAM Conference on Parallel Processing for Scientific Computing, February, 1995.
5. F. Angiolini, L. Benini, and A. Caprara, Polynomial-Time Algorithm for On-Chip Scratch-Pad Memory Partitioning, In Proc. of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems, San Jose, CA, 2003.
6. B. Black, et al, 3D Processing technology and Its Impact on IA32 Microprocessors, In Proc. of ICCD, 2004.
7. D. Brooks, V. Tiwari, and M. Martonosi, Wattch: A framework for architectural-level power analysis and optimizations, In Proc. of the 27th Annual International Symposium on Computer Architecture, June 2000.
8. Y. Cao, H. Tomiyama, T. Okuma, and H. Yasuura, Data Memory Design Considering Effective Bit-width for Low-Energy Embedded Systems, In Proc. of the 15th International Symposium on System Synthesis, Kyoto, Japan, October 2002.
9. F. Catthoor, et al, Custom Memory Management Methodology - Exploration of Memory Organization for Embedded Multimedia System Design, Kluwer Academic Publishers, 1998.
10. S. Das, Timing, energy, and Thermal performance of Three-Dimensional Integrated Circuits, In Proc. of GLSVLSI, 2004.
11. S. Das, et al, Technology, Performance, and computer-aided Design of Three-Dimensional integrated Circuits, In Proc. of ISPD, 2004.
12. Y. Deng, et al, 2.5D System Integration: A Design Driven System Implementation Schema, In Proc. of ASP-DAC, 2004.
13. F. Gharsalli, S. Meftali, F Rousseau, and A. A. Jerraya, Automatic Generation of Embedded Memory Wrapper for Multiprocessor SoC, In Proc. of the 39th Design Automation Conference, New Orleans, Louisiana, 1999.
14. S. Im and K. Banerjee, Full Chip Thermal Analysis of Planar (2D) and Vertically Integrated (3D) High Performance ICs, Tech. Digest IEDM 2000, pp.727-730.
15. International Technology Roadmap for Semiconductors, http://www.itrs.net/ Common/2004Update/2004Update.htm.
16. S. Meftali, F. Gharsalli, F. Rousseau, and A. A. Jerraya. An Optimal Memory Allocation for Application-Specific Multiprocessor System-on-Chip, In Proc. of the International Symposium on Systems Synthesis, Montreal, Canada, 2001.
17. G. Nemhauser, L. Wolsey. Integer and Combinatorial Optimization, Wiley-Interscience Publications, 1988.
18. P. R. Panda and L. Chitturi, An Energy-Conscious Algorithm for Memory Port Allocation, In Proc. of the 2002 IEEE/ACM International Conference on Computer-Aided Design, San Jose, California, November 2002.
19. A. Ramachandran and M. F. Jacome, Xtream-Fit: An Energy-Delay Efficient Data Memory Subsystem for Embedded Media Processing, In Proc. of the 40th Design Automation Conference, Anaheim, CA, June 2003.
20. W.-T. Shiue and C. Chakrabarti, Memory Exploration for Low-Power Embedded Systems, In Proc. of the 36th Design Automation Conferences, New Orleans, LA, 1999.
21. K. Skadron, et al, HotSpot Thermal Modeling Simulator, http://lava.cs.virginia.edu/HotSpot/
22. C. Tsai and S. Kang, Cell-Level Placement for Improving Substrate Thermal Distribution, IEEE Transactions On Computer-Aided Design of Integrated Circuits and Systems, vol. 19, pp. 253-266, Feb. 2000.
23. Xpress-MP, http://www.dashoptimization.com/pdf/Mosell.pdf, 2002.