Delay modeling and static timing analysis for MTCMOS circuits

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 2006, Issue , 2006, Pages 570-575

  Ohkubo, Naoaki ^a   Usami, Kimiyoshi ^a  

^a SHIBAURA INSTITUTE OF TECHNOLOGY   (Japan)

Author keywords

Delay; Interpolation; Leakage power; MTCMOS; Selective MT; Static timing analysis

Indexed keywords

INTERPOLATION; MATHEMATICAL MODELS; POWER SUPPLY CIRCUITS;

LEAKAGE POWER; MTCMOS; SELECTIVE-MT; STATIC TIMING ANALYSIS;

TIMING CIRCUITS;

EID: 33748588117     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1118299.1118435     Document Type: Conference Paper

References (7)

1. S. Mutoh, T. Douseki, Y. Matsuya, T. Aoki, S. Shigematsu, and J. Yamada, "1-V Power Supply High-Speed Digital Circuit Technology with Multithreshold-Voltage CMOS," J. of Solid State Circuits, vol.30(8), pp.847-854, 1995.
2. K. Usami, N. Kawabe, M. Koizumi, K. Seta, and T. Furusawa, "Automated Selective Multi-Threshold Design for Ultra-Low Standby Applications," in Proc. ISLPED, pp.202-206, August 2002.
3. T. Kitahara, N. Kawabe, F. Minami, K. Seta, and T. Furusawa, "Area-efficient Selective Multi-Threshold CMOS Design Methodology for Standby Leakage Power Reduction," in Proc. DATE, pp.646-647, 2005.
4. J. Kao, A. Chandrakasan, and D. Antoniadis, "Transistor Sizing Issues and Tools for Multi-Threshold CMOS Technology," in Proc. DAC, pp.409-414, 1997.
5. K. Usami, N. Ohkubo, and M. Shirakawa, "Analysis on MTCMOS Circuit based on Lamped RC Model for Virtual Ground Line," in Proc. ISOCC, pp.116-119, 2005.
6. "MCNC Benchmark" http://www.cbl.ncsu.edu/
7. Y. Mitani, H. Uchida, T. Hironaka, J. MattauschHans, and T. Koide, "The Processor IP for Research with Software Development Environment," Technical Report of IEICE, VLD2001-109, pp. 121-126, 2001. (in Japanese)