Mitigating soft errors in highly associative cache with CAM-based tag

Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors

Volumn 2005, Issue , 2005, Pages 342-347

  Hung, Luong D ^a   Goshima, Masahiro ^a   Sakai, Shuichi ^a  

^a UNIVERSITY OF TOKYO   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

ASSOCIATIVE STORAGE; COMPUTATIONAL METHODS; COMPUTER SYSTEM RECOVERY; COMPUTER SYSTEMS; ERROR DETECTION; PERFORMANCE;

ASSOCIATIVE CACHES; CACHE ACCESS LATENCY; SOFT ERRORS; TAG ARRAY;

CACHE MEMORY;

EID: 33748563958     PISSN: 10636404     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCD.2005.76     Document Type: Conference Paper

References (12)

1. Intel XScale Technology. http://www.intel.com/design/intelxscale.
2. R. C. Baumann. Soft Errors in Advanced Semiconductor Devices-Part I: Three Radiation Sources. IEEE Transactions on Device and Materials Reliability, 1(1):17-22, 2001.
3. D. D. Boulder. Fast Parity Checking in Cache Tag Memory. United State Patent 4483003, 1982.
4. T. D. Burd and R. W. Brodersen. Energy Efficient Microprocessor Design. Kluwer Academic Publishers, 2002.
5. D. Burger and T. Austin. The SimpleScalar toolset, version 2.0. CS-TR-1997-1342, University of Wisconsin-Madision, 1997.
6. S. Furber. ARM System-on-Chip Architecture. Addision-Wesley, 2000.
7. J. R. Haigh, M. W. Wilkerson, J. B. Miller, T. S. Beatty, S. J. Strazdus, and L. T. Clark. A Low-Power 2.5-GHz 90-nm Level 1 Cache and Memory Management Unit. Journal on Solid State Circuits, 40(5):1190-1199, 2005.
8. S. S. Mukherjee, J. Emer, T. Fossum, and S. K. Reinhardt. Cache Scrubbing in Microprocessors: Myth or Necessity. In IEEE Pacific Rim International Symposium on Dependable Computing, pages 37-42, 2004.
9. N. R. Saxena, C.-W. D. Chang, K. Dawallu, J. Kohli, and P. Heiland. Fault-tolerant Features in the HaL Memory Management Unit. IEEE Transactions on Computers, 44(2):170-180, 1995.
10. P. Shivakumar and N. P. Jouppi. CACTI 3.0: An Integrated Cache Timing, Power, and Area Model. Technical Report WRL-2001-2 HP Labs Technical Reports, 2001.
11. A. Veidenbaum and D. Nicolaescu. Low Energy, Highly-Associative Cache Design for Embedded Processors. In IEEE International Conference on Computer Design, pages 332-335, 2004.
12. M. Zhang and K. Asanovic. Highly-Associative Caches for Low-Power Processors. In Kool Chips Workshop, 33 rd International Symposium on Microarchitecture, 2000.