Towards the formal verification of lower system layers in automotive systems

Proceedings - IEEE International Conference on Computer Design: VLSI in Computers and Processors

Volumn 2005, Issue , 2005, Pages 317-324

  Beyer, Sven ^a   Böhm, Peter ^a   Gerke, Michael ^a   Hillebrand, Mark ^a   Rieden, Tom In Der ^a   Leinenbach, Steffen Knapp Dirk ^a   Paul, Wolfgang J ^a  

^a SAARLAND UNIVERSITY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMOTIVE INDUSTRY; COMMUNICATION SYSTEMS; COMPUTER HARDWARE; COMPUTER SOFTWARE; IDENTIFICATION (CONTROL SYSTEMS); PROGRAM PROCESSORS; REAL TIME SYSTEMS; SENSORS; TIMING CIRCUITS;

CLOCK SYNCHRONIZATION; ELECTRONIC CONTROL UNITS (ECU); INDUSTRIAL TOOLS;

COMPUTER SYSTEMS;

EID: 33748541271     PISSN: 10636404     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICCD.2005.110     Document Type: Conference Paper

References (26)

1. W. R. Bevier. Kit and the short stack. JAR, 5(4), 1989.
2. S. Beyer, C. Jacobi, D. Kröning, D. Leinenbach, and W. Paul. Instantiating uninterpreted functional units and memory system: Functional verification of the VAMP. In D. Geist and E. Tronci, editors, CHARME'03, LNCS. Springer, 2003.
3. J. Botaschanjan, L. Kof, C. Kühnel, and M. Spichkova. Towards verified automotive software. In Software Engineering for Automotive Systems'05. ACM Press, 2005.
4. P. Cousot and R. Cousot. Abstract interpretation: a unified lattice model for static analysis of programs by construction or approximation of fixpoints. In POPL. ACM Press, 1977.
5. I. Dalinger, M. Hillebrand, and W. Paul. On the verification of memory management mechanisms. In D. Borrione and W. Paul, editors, CHARME'05, LNCS. Springer, 2005.
6. F. Dudenhöffer, M. Krüger, and H. Schmaler. AusfallSicherheit Fahrzeug-Elektronik. Technical report, Center of Automotive Research (CAR), 2002.
7. C. Ferdinand and R. Heckmann. Verifying timing behavior by abstract interpretation of executable code. In CHARME'05, LNCS. Springer, 2005.
8. FlexRay Consortium, http://www.flexray.com.
9. M. Gargano, M. Hillebrand, D. Leinenbach, and W. Paul. On the correctness of operating system kernels. In J. Hurd and T. F Melham, editors, TPHoLs'05, LNCS. Springer, 2005.
10. J. L. Hennessy and D. A. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann, 1996.
11. M. Hillebrand. Address Spaces and Virtual Memory: Specification, Implementation, and Correctness. PhD thesis, Saarland University, Computer Science Department, June 2005.
12. M. Hillebrand, T. In der Rieden, and W. Paul. Dealing with I/O devices in the context of pervasive system verification. In ICCD '05. IEEE Computer Society, 2005. To appear.
13. J. Keller and W. Paul. Hardware Design. Teubner-Texte zur Informatik. Teubner Verlag, 1995.
14. D. Leinenbach, W. Paul, and E. Petrova. Towards the formal verification of a CO compiler: Code generation and implementation correctness. In SEFM'OS, 2005.
15. R. Männer. Metastable States in Asynchronous Digital Systems: Avoidable or Unavoidable? Microelectronics Reliability, 28(2):295-307, 1988.
16. The Motor Industry Software Reliability Association. MISRA-C.-2004. MIRA, Ltd, UK, 2004.
17. J. S. Moore. A grand challenge proposal for formal methods: A verified stack. In B. K. Aichernig and T. S. E. Maibaum, editors, 10th Anniversary Colloquium of UNU/IIST, volume 2757 of LNCS, pages 161-172. Springer, 2003.
18. S. M. Mueller and W. J. Paul. Computer Architecture: Complexity and Correctness. Springer, 2000.
19. M. Norrish. C Formalised in HOL. PhD thesis, University of Cambridge, Computer Laboratory, Dec. 1998.
20. OSEK/VDX time-triggered operating system, 2001. http: //www.osek-vdx.org/mirror/ttos10.pdf.
21. N. Papaspyrou. A Formal Semantics for the C Programming Language. PhD thesis, Nat. Tech. Univ. of Athens, 1998.
22. J. Rushby. A formally verified algorithm for clock synchronization under a hybrid fault model. In Principles of distributed computing'94, pages 304-313. ACM Press, 1994.
23. J. Rushby. An overview of formal verification for the timetriggered architecture. In W. Damm and E.-R. Olderog, editors, Formal Techniques in Real-Time and Fault-Tolerant Systems, LNCS, pages 83-105. Springer, 2002.
24. F. B. Schneider. Understanding protocols for byzantine clock synchronization. Technical report, 1987.
25. The VERIFIX Project, http://www.verifix.de/.
26. TheVerisoft Project. http://www.verisoft.de/.