A grand challenge proposal for formal methods: A verified stack

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2757, Issue , 2003, Pages 161-172

  Moore, J Strother ^a  

^a University of Texas at Austin   (United States)

Author keywords

Hardware verification; Model checking; Modeling; Simulation; Software verification; Theorem proving

Indexed keywords

COMPUTER SOFTWARE; MODEL CHECKING; MODELS; THEOREM PROVING;

GRAND CHALLENGE; HARDWARE VERIFICATION; LEVELS OF ABSTRACTION; PRACTICAL COMPUTING; PRACTICAL SYSTEMS; SIMULATION; SOFTWARE VERIFICATION; VERTICAL INTEGRATION;

FORMAL VERIFICATION;

EID: 35248882606     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-40007-3_11     Document Type: Article

References (49)

1. T. Ball and S. K. Rajamani. The SLAM project: debugging system software via static analysis. SIGPLAN Notices: Conference Record of POPL 2002, 37(1):1-3, January 2002.
2. P. Bertoli and P. Traverso. Design verification of a safety-critical embedded verifier. In Kaufmann et al. [24], pages 233-246.
3. W. R. Bevier. A verified operating system kernel. Ph.d. dissertation, University of Texas at Austin, 1987.
4. W.R. Bevier, W.A. Hunt, J S. Moore, and W.D. Young. Special issue on system verification. Journal of Automated Reasoning, 5(4):409-530, 1989.
5. R. S. Boyer and J S. Moore. Mechanized formal reasoning about programs and computing machines. In R. Veroff, editor, Automated Reasoning and Its Applications: Essays in Honor of Larry Wos, pages 147-176, Cambridge, MA, 1996. MIT Press.
6. R. S. Boyer and J S. Moore. A Computational Logic Handbook, Second Edition. Academic Press, New York, 1997.
7. R. S. Boyer and Y. Yu. Automated proofs of object code for a widely used microprocessor. Journal of the ACM, 43(1):166-192, January 1996.
8. G. Brat, K. Havelund, S. Park, and W. Visser. Java PathFinder - a second generation of a Java model checker. In post-CAV 2000 Workshop on Advances in Verification, Chicago, IL., Moffett Field, CA., July 2000. http://ase.arc.nasa.gov/jpf/wave00.ps.gz.
9. B. Brock and J S. Moore. A mechanically checked proof of a comparator sort algorithm, 1999. http://www.cs.utexas.edu/users/moore/publications/csort/main.ps.Z.
10. B. Brock and W. A. Hunt, Jr. Formal analysis of the motorola CAP DSP. In Industrial-Strength Formal Methods. Springer-Verlag, 1999.
11. R. E. Bryant. Symbolic Boolean manipulation with ordered binary decision diagrams. ACM Computing Surveys, 1992.
12. E. M. Clarke, S. Campos, and O. Grumberg. Selective quantitative analysis and interval model checking: Verifying different facets of a system. Formal Methods in System Design, 17(2), October 2000.
13. G. Dowek, A. Felty, H. Herbelin, G. Huet, C. Paulin, and B. Werner. The Coq proof assistant user's guide, Version 5.6. Technical Report TR 134, INRIA, December 1991.
14. E. A. Emerson and R. J. Trefler. From asymmetry to full symmetry: New techniques for symmetry reduction in model checking. In CHARME 1999, pages 142-156, 1999.
15. A. D. Flatau. A verified implementation of an applicative language with dynamic storage allocation. Phd thesis, University of Texas at Austin, 1992.
16. W. Goerigk and U. Hoffmann. Rigorous Compiler Implementation Correctness: How to Prove the Real Thing Correct. In Proceedings FM-TRENDS'98 International Workshop on Current Trends in Applied Formal Methods, LNCS, Boppard, 1998.
17. J. Goldberg, W. Kautz, P. M. Mellear-Smith, M. Green, K. Levitt, R. Schwartz, and C. Weinstock. Development and analysis of the software implemented fault-tolerance (sift) computer. Technical Report NASA Contractor Report 172146, NASA Langley Research Center, Hampton, VA, 1984.
18. M. Gordon and T. Melham. Introduction to HOL: A Theorem Proving Environment for Higher Order Logic. Cambridge University Press, 1993.
19. D. Greve and M. Wilding. Evaluatable, high-assurance microprocessors. In NSA High-Confidence Systems and Software Conference (HCSS), Linthicum, MD, March 2002. http://hokiepokie.org/docs/hcss02/proceedings.pdf.
20. D. Greve, M. Wilding, and D. Hardin. High-speed, analyzable simulators. In Kaufmann et al. [24], pages 113-136.
21. David A. Greve. Symbolic simulation of the JEM1 microprocessor. In G. Gopalakrishnan and P. Windley, editors, Formal Methods in Computer-Aided Design - FM-CAD, LNCS 1522, Heidelberg, 1998. Springer-Verlag.
22. W. A. Hunt. FM8501: A Verified Microprocessor. Springer-Verlag LNAI 795, Heidelberg, 1994.
23. W.A. Hunt and B. Brock. A formal HDL and its use in the FM9001 verification. Proceedings of the Royal Society, April 1992.
24. M. Kaufmann, P. Manolios, and J S. Moore, editors. Computer-Aided Reasoning: ACL2 Case Studies. Kluwer Academic Press, Boston, MA., 2000.
25. M. Kaufmann, P. Manolios, and J S. Moore. Computer-Aided Reasoning: An Approach. Kluwer Academic Press, Boston, MA., 2000.
26. H. Langmaack. The ProCoS Approach to Correct Systems. Real Time Systems, 13:253-275, 1997.
27. K. R. M. Leino, G. Nelson, and J. B. Saxe. Esc/java user's manual. Technical Report Technical Note 2000-002, Compaq Systems Research Center, October 2000.
28. P. Manolios. Correctness of pipelined machines. In Formal Methods in Computer-Aided Design, FMCAD 2000, pages 161-178, Heidelberg, 2000. Springer-Verlag LNCS 1954.
29. P. Manolios. Mu-calculus model-checking. In Kaufmann et al. [24], pages 93-112.
30. P. Manolios, K. Namjoshi, and R. Sumners. Linking theorem proving and model-checking with well-founded bisimulation. In Computed Aided Verification, CAV '99, pages 369-379, Heidelberg, 1999. Springer-Verlag LNCS 1633.
31. J. McCarthy. A basis for a mathematical theory of computation. In Computer Programming and Formal Systems. North-Holland Publishing Company, Amsterdam, The Netherlands, 1963.
32. W. McCune and O. Shumsky. Ivy: A preprocessor and proof checker for first-order logic. In Kaufmann et al. [24], pages 265-282.
33. K. L. McMillan. Symbolic Model Checking. Kluwer Academic Publishers, 1993.
34. J S. Moore. Piton: A Mechanically Verified Assembly-Level Language. Automated Reasoning Series, Kluwer Academic Publishers, 1996.
35. J S. Moore, T. Lynch, and M. Kaufmann. A mechanically checked proof of the correctness of the kernel of the AMD5K86 floating point division algorithm. IEEE Transactions on Computers, 47(9):913-926, September 1998.
36. J S. Moore and G. Porter. An executable formal JVM thread model. In Java Virtual Machine Research and Technology Symposium (JVM '01), Berkeley, CA., April 2001. USENIX. http://www.cs.utexas.edu/users/moore/publications/m4/model.ps.gz.
37. J S. Moore and G. Porter. The apprentice challenge. TOPLAS, (accepted for publication, 2002). http://www.cs.utexas.edu/users/moore/publications/m5/index.html.
38. S. Owre, J. Rushby, and N. Shankar. PVS: A prototype verification system. In D. Kapur, editor, 11th International Conference on Automated Deduction (CADE), pages 748-752, Heidelberg, June 1992. Lecture Notes in Artificial Intelligence, Vol 607, Springer-Verlag.
39. H. Ruess and N. Shankar. Deconstructing shostak. In 16th Annual IEEE Symposium on Logic in Computer Science, Lecture Notes in Computer Science, pages 19-28. IEEE Computer Society, 2001.
40. D. Russinoff. A mechanically checked proof of IEEE compliance of a register-transfer-level specification of the AMD-K7 floating-point multiplication, division, and square root instructions. London Mathematical Society Journal of Computation and Mathematics, 1:148-200, December 1998. http://www.onr.com/user/russ/david/k7-div-sqrt.html.
41. D. M. Russinoff and A. Flatau. Rtl verification: A floating-point multiplier. In Kaufmann et al. [24], pages 201-232.
42. J. Sawada. Verification of a simple pipelined machine model. In Kaufmann et al. [24], pages 137-150.
43. J. Sawada and W. Hunt. Processor verification with precise exceptions and speculative execution. In Computed Aided Verification, CAV '98, pages 135-146, Heidelberg, 1998. Springer-Verlag LNCS 1427.
44. S. W. Smith and V. Austel. Trusting trusted hardware: Towards a formal model for programmable secure coprocessors. In The Third USENIX Workshop on Electronic Commerce, September 1998.
45. F. Somenzi. CUDD: CU decision diagram package, 1997. public software, Colorado University, Boulder, CO.
46. R. Sumners. Correctness proof of a BDD manager in the context of satisfiability checking. In Proceedings of ACL2 Workshop 2000. Department of Computer Sciences, Technical Report TR-00-29, November 2000. http://www.cs.utexas.edu/users/moore/acl2/workshop-2000/final/ sumners2/paper.ps.
47. M. Wilding. A mechanically verified application for a mechanically verified environment. In Costas Courcoubetis, editor, Computer-Aided Verification - CAV '93, volume 697 of Lecture Notes in Computer Science, Heidelberg, 1993. Springer-Verlag. See URL ftp://ftp.cs.utexas.edu/pub/boyer/nqthm/wilding-cav93.ps.
48. W. D. Young. A verified code generator for a subset of Gypsy. Technical Report 33, Comp. Logic. Inc., Austin, Texas, 1988.
49. L. Zhang and S. Malik. The quest for efficience boolean satisfiablity solvers. In Andrei Voronkov, editor, Automated Deduction - CADE-18, 18th International Conference on Automated Deduction, Copenhagen, Denmark, July 27-30, 2002, Proceedings, volume 2392 of Lecture Notes in Computer Science, pages 295-313. Springer, 2002.