메뉴 건너뛰기




Volumn , Issue , 2003, Pages 413-416

Low voltage sensing techniques and secondary design issues for sub-90nm caches

Author keywords

[No Author keywords available]

Indexed keywords

BITLINE CAPACITANCE; CMOS TECHNOLOGY; CURRENT SENSE AMPLIFIERS; SENSE AMPLIFIER; SENSING SCHEMES; SENSING TECHNIQUES; SPEED IMPROVEMENT; SUPPLY VOLTAGES;

EID: 33748529546     PISSN: 19308833     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESSCIRC.2003.1257160     Document Type: Conference Paper
Times cited : (6)

References (9)
  • 1
    • 0036049564 scopus 로고    scopus 로고
    • High-performance and low-power challenges for sub-70nm microprocessor circuits
    • May
    • Krishnamurthy. R. et al. High-performance and low-power challenges for sub-70nm microprocessor circuits IEEE CICC 2002 125-128.
    • (2002) IEEE CICC , pp. 125-128
    • Krishnamurthy, R.1
  • 2
    • 0026141225 scopus 로고
    • Current-mode techniques for high-speed vlsi circuits with application to current sense amplifier for cmos sram
    • April
    • E. Seevinck et. al, "Current-Mode Techniques for High-Speed VLSI Circuits with Application to Current Sense Amplifier for CMOS SRAM", IEEE JSSC, vol. 26, no. 4, pp. 525-536, April 1991.
    • (1991) IEEE JSSC , vol.26 , Issue.4 , pp. 525-536
    • Seevinck, E.1
  • 3
    • 0026142035 scopus 로고
    • A high-speed clamped bit-line current-mode sense amplifier
    • April
    • Blalock. N.T. et al. A high-speed clamped bit-line current-mode sense amplifier IEEE JSSC 542-548.
    • (1991) IEEE JSSC , vol.26 , Issue.4 , pp. 542-548
    • Blalock, N.T.1
  • 5
    • 0035505539 scopus 로고    scopus 로고
    • Analysis and compensation of bittine multiplexer in sram current sense amplifiers
    • Nov
    • Wicht. B. et al. Analysis and compensation of bittine multiplexer in sram current sense amplifiers IEEE JSSC 2001.
    • (2001) IEEE JSSC , vol.36 , Issue.11 , pp. 1745-1755
    • Wicht, B.1
  • 6
    • 0017012361 scopus 로고
    • High sensitivity charge-transfer sense amplifier
    • Oct
    • Heller. Q.L. et al. High sensitivity charge-transfer sense amplifier IEEE JSSC 1976 596-601.
    • (1976) IEEE JSSC , vol.SC-11 , pp. 596-601
    • Heller, Q.L.1
  • 7
    • 0032075447 scopus 로고    scopus 로고
    • A charge-transfer amplifier and an encoded- bus architecture for low-power sram's
    • May
    • Kawashima. S. et al. A charge-transfer amplifier and an encoded- bus architecture for low-power sram's IEEE JSSC.
    • (1998) IEEE JSSC , vol.33 , Issue.5 , pp. 793-798
    • Kawashima, S.1
  • 8
    • 0036931972 scopus 로고    scopus 로고
    • A 90nm logic technology featuring 50nm strained-silicon transistors, 7 layers copper interconnect, low-k ild, and lmm2 sram cell
    • S. Thompson et. al, "A 90nm Logic Technology Featuring 50nm Strained-Silicon Transistors, 7 Layers Copper Interconnect, Low-K ILD, and lmm2 SRAM Cell", IEDM Tech Digest, pp. 61-64, 2002.
    • (2002) IEDM Tech Digest , pp. 61-64
    • Thompson, S.1
  • 9
    • 0027208481 scopus 로고
    • High-speed circuit design with scaled-down mosfet's and low supply voltage
    • May
    • T. Sakurai, "High-Speed Circuit Design with Scaled-Down MOSFET's and Low Supply Voltage" 1SCAS, vol. 3, pp. 1487-1490, May 1993.
    • (1993) 1SCAS , vol.3 , pp. 1487-1490
    • Sakurai, T.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.