|
Volumn , Issue , 2003, Pages 413-416
|
Low voltage sensing techniques and secondary design issues for sub-90nm caches
|
Author keywords
[No Author keywords available]
|
Indexed keywords
BITLINE CAPACITANCE;
CMOS TECHNOLOGY;
CURRENT SENSE AMPLIFIERS;
SENSE AMPLIFIER;
SENSING SCHEMES;
SENSING TECHNIQUES;
SPEED IMPROVEMENT;
SUPPLY VOLTAGES;
CAPACITANCE;
CHARGE TRANSFER;
CMOS INTEGRATED CIRCUITS;
SEMICONDUCTOR STORAGE;
SENSORS;
|
EID: 33748529546
PISSN: 19308833
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/ESSCIRC.2003.1257160 Document Type: Conference Paper |
Times cited : (6)
|
References (9)
|